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Quadrature oscillators are key elements in modern radio frequency (RF) transceivers
and very useful nowadays in wireless communications, since they can provide: low
quadrature error, low phase-noise, and wide tuning range (useful to cover several bands).
RC oscillators can be fully integrated without the need of external components (external
high Q-inductors), optimizing area, cost, and power consumption.
The conventional structure of ring oscillator offers poor frequency stability and phase-
noise, low quality factor (Q), and besides being vulnerable to process, voltage and temper-
ature (PVT) variations, its performance degrades as the frequency of operation increases.
This thesis is devoted to quadrature oscillators and presents a detailed comparative
study of ring oscillator and shift register (SR) approaches. It is shown that in SRs both
phase-noise and phase error are reduced, while ring oscillators have the advantage of
occupying less area and less consumption due to the reduced number of components
in the circuit. Thus, although ring oscillators are more suitable for biomedical applica-
tions, SRs are more appropriate for wireless applications, especially when specification
requirements are more stringent and demanding.
The first architecture studied consists in a simple CMOS ring oscillator employing
an odd number of static single-ended inverters as delay cells. Subsequently, the quadra-
ture 4-stage ring oscillator concept is shown and post-layout simulations are presented.
The 3 and 4-phase single-frequency local oscillator (LO) generators employing SRs are
presented, the latter with 50% and 25% duty-cycles. The circuits operate at 600 MHz
and 900 MHz, and were designed in a 130 nm standard CMOS technology with a voltage
supply of 1.2 V.





Os osciladores em quadratura são elementos fulcrais no que concerne aos mais re-
centes transceivers de rádio frequência (RF) e às comunicações sem fio de hoje em dia
sobretudo graças às mais-valias que ostentam: baixos erro de quadratura e ruído de fase e
ampla faixa de sintonização (útil para cobrir diversas bandas). Os osciladores RC podem
ser totalmente integrados sem a necessidade de recorrer a componentes externos (indu-
tores externos com elevado fator de qualidade [Q]), otimizando assim a área, custo e o
consumo associados.
A estrutura convencional do oscilador em anel a par de uma pobre estabilidade de
frequência e ruído de fase, apresenta um baixo fator de qualidade e além de ser vulne-
rável a variações de processo, tensão e temperatura (PVT do inglês process, voltage and
temperature), o seu desempenho diminui à medida que a frequência de operação aumenta.
Esta tese é dedicada aos osciladores em quadratura, apresentando um detalhado es-
tudo comparativo dos osciladores em anel e shift registers (SRs). Tanto o ruído de fase
como o erro de fase são reduzidos nos SRs, ao passo que o oscilador em anel tem a van-
tagem de ocupar menos área e apresentar menor consumo, graças ao modesto número
de componentes que possui. Assim, embora os osciladores em anel sejam mais adequa-
dos para aplicações biomédicas, os SRs são mais apropriados para aplicações wireless,
sobretudo quando as especificações são mais rigorosas e exigentes.
A primeira topologia estudada consiste num simples oscilador em anel CMOS empre-
gando um número ímpar de inversores como células de atraso. Posteriormente, o oscilador
em anel de 4 estágios em quadratura é apresentado, bem como simulações pós-layout
do mesmo. Relativamente aos SRs, desenvolveu-se geradores de 3 e 4 fases onde a arqui-
tetura em causa é aplicada, o último com duty-cycles de 50% e 25%. Todos os circuitos
operam a 600 MHz e 900 MHz e foram desenvolvidos na tecnologia padrão CMOS de 130
nm com uma tensão de alimentação de 1,2 V.





List of Figures xvii
List of Tables xxi
1 Introduction 1
1.1 Background and Motivation . . . . . . . . . . . . . . . . . . . . . . . . . . 1
1.2 Main Contributions . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 4
1.3 Thesis Outline . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 5
2 Transceiver Architectures 7
2.1 Receiver Architectures . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 7
2.1.1 Heterodyne Receiver . . . . . . . . . . . . . . . . . . . . . . . . . . 8
2.1.2 Homodyne Receiver . . . . . . . . . . . . . . . . . . . . . . . . . . . 9
2.1.3 Low-IF Receiver . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 11
2.2 Transmitter Architectures . . . . . . . . . . . . . . . . . . . . . . . . . . . 12
2.2.1 Heterodyne Transmitters . . . . . . . . . . . . . . . . . . . . . . . . 13
2.2.2 Direct Upconversion Transmitter . . . . . . . . . . . . . . . . . . . 14
3 Oscillators 15
3.1 Basic Concepts . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 16
3.1.1 Performance . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 16
3.1.2 MOS Transistor Overview . . . . . . . . . . . . . . . . . . . . . . . 18
3.1.3 Noise . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 24
3.2 Oscillator Basic Concepts . . . . . . . . . . . . . . . . . . . . . . . . . . . . 27
3.2.1 Barkhausen Stability Criterion . . . . . . . . . . . . . . . . . . . . . 27
3.2.2 Quality Factor . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 28
3.2.3 Phase-noise . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 31
3.2.4 Figure of Merit . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 35
3.3 Single Oscillator Topologies . . . . . . . . . . . . . . . . . . . . . . . . . . 36
3.3.1 LC Oscillator . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 36
3.3.2 RC Oscillator . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 39
4 Multiphase Generators 49
xiii
CONTENTS
4.1 Closed-loop Approaches . . . . . . . . . . . . . . . . . . . . . . . . . . . . 50
4.1.1 Two-Integrator Oscillator . . . . . . . . . . . . . . . . . . . . . . . 50
4.1.2 Coupled Oscillators . . . . . . . . . . . . . . . . . . . . . . . . . . . 55
4.2 Open-loop Approaches . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 58
4.2.1 RC All-pass Filter . . . . . . . . . . . . . . . . . . . . . . . . . . . . 58
4.2.2 RC Polyphase Filter . . . . . . . . . . . . . . . . . . . . . . . . . . . 61
4.2.3 Frequency Divide-by-two Circuits . . . . . . . . . . . . . . . . . . 62
4.2.4 Shift Register . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 62
5 Analysis of Multiphase Generators 71
5.1 Multiphase Ring Oscillators . . . . . . . . . . . . . . . . . . . . . . . . . . 71
5.1.1 3-stage Ring Oscillator . . . . . . . . . . . . . . . . . . . . . . . . . 71
5.1.2 4-stage Ring Oscillator . . . . . . . . . . . . . . . . . . . . . . . . . 75
5.2 Multiphase Shift Registers . . . . . . . . . . . . . . . . . . . . . . . . . . . 76
5.2.1 3-phase Shift Register . . . . . . . . . . . . . . . . . . . . . . . . . 76
5.2.2 4-phase Shift Register with 50% Duty-cycle . . . . . . . . . . . . . 78
5.2.3 4-phase Shift Register with 25% Duty-cycle . . . . . . . . . . . . . 79
6 Simulation Results 81
6.1 Schematic Simulations . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 82
6.1.1 3-stage Ring Oscillator . . . . . . . . . . . . . . . . . . . . . . . . . 82
6.1.2 3-phase Shift Register . . . . . . . . . . . . . . . . . . . . . . . . . 86
6.1.3 4-stage Ring Oscillator . . . . . . . . . . . . . . . . . . . . . . . . . 90
6.1.4 4-phase Shift Register with 50% Duty-cycle . . . . . . . . . . . . . 94
6.1.5 4-phase Shift Register with 25% Duty-cycle . . . . . . . . . . . . . 97
6.2 Layout Design . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 101
6.2.1 Layout Considerations . . . . . . . . . . . . . . . . . . . . . . . . . 101
6.2.2 Hierarchical Layout . . . . . . . . . . . . . . . . . . . . . . . . . . . 103
6.3 Post-layout Simulations . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 112
6.3.1 4-stage Ring Oscillator . . . . . . . . . . . . . . . . . . . . . . . . . 112
6.4 Analysis of Results and Discussion . . . . . . . . . . . . . . . . . . . . . . 115
7 Conclusion and Future Work 119
7.1 Conclusion . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 119
7.2 Future Work . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 120
Bibliography 123
A Performance of the Individual Blocks 135
A.1 CMOS Inverter . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 136
A.2 AND Logic Gate . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 136
A.3 NAND Logic Gate . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 137
xiv
CONTENTS
A.4 Single D-FF . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 138
A.5 Dual D-FF . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 139
B Simulations Description 141
B.1 DC Analysis . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 142
B.2 Transient Analysis . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 142
B.3 PSS Analysis . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 143
B.4 Pnoise Analysis . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 143
B.5 Monte Carlo Analysis . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 144




1.1 Wireless system block diagram . . . . . . . . . . . . . . . . . . . . . . . . . . 2
2.1 Superheterodyne receiver . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 8
2.2 Image signal in superheterodyne receiver . . . . . . . . . . . . . . . . . . . . 9
2.3 Homodyne receiver . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 10
2.4 Image rejection architectures . . . . . . . . . . . . . . . . . . . . . . . . . . . . 12
2.5 Heterodyne transmitter . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 13
2.6 Direct upconversion transmitter . . . . . . . . . . . . . . . . . . . . . . . . . . 14
3.1 Classification of oscillators . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 16
3.2 Definition of propagation delays and rise and fall times . . . . . . . . . . . . 17
3.3 50%, 75% and 25% duty-cycle examples . . . . . . . . . . . . . . . . . . . . . 18
3.4 Simplified MOS transistor incremental scheme . . . . . . . . . . . . . . . . . 19
3.5 MOS capacitances . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 20
3.6 MOS high-frequency small-signal model . . . . . . . . . . . . . . . . . . . . . 21
3.7 Small-signal model for a MOS transistor in the saturation region . . . . . . . 21
3.8 Cross section of a MOS operating in the saturation region . . . . . . . . . . . 22
3.9 Distributed RC model for a transistor in the triode region . . . . . . . . . . . 23
3.10 Simplified triode-region model valid for small VDS . . . . . . . . . . . . . . . 23
3.11 Small-signal model for a MOS that is turned off . . . . . . . . . . . . . . . . . 24
3.12 Types of noise . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 25
3.13 Power spectrum of flicker and thermal noise . . . . . . . . . . . . . . . . . . . 27
3.14 Basic oscillator configuration . . . . . . . . . . . . . . . . . . . . . . . . . . . . 27
3.15 BPF frequency response and BPF Q factor . . . . . . . . . . . . . . . . . . . . 30
3.16 Definition of Q based on open-loop phase slope . . . . . . . . . . . . . . . . . 30
3.17 Output waveforms of an ideal and a noisy oscillator . . . . . . . . . . . . . . 31
3.18 Spectrum of oscillator output with phase-noise . . . . . . . . . . . . . . . . . 32
3.19 A typical asymptotic noise spectrum at the oscillator output . . . . . . . . . . 33
3.20 Phase-noise effect on RF systems . . . . . . . . . . . . . . . . . . . . . . . . . 34
3.21 Phase-noise effect on the receiver and the undesired downconversion . . . . 35
3.22 Phase-noise effect on the transmitter path . . . . . . . . . . . . . . . . . . . . 35
3.23 LC-oscillator behavioural model . . . . . . . . . . . . . . . . . . . . . . . . . . 37
3.24 CMOS LC oscillator with LC tank . . . . . . . . . . . . . . . . . . . . . . . . . 38
xvii
List of Figures
3.25 Small-signal model of the differential pair . . . . . . . . . . . . . . . . . . . . 38
3.26 A conventional relaxation oscillator . . . . . . . . . . . . . . . . . . . . . . . . 40
3.27 CMOS inverter switching characteristics using the digital model . . . . . . . 41
3.28 Dynamic power dissipation of the CMOS inverter . . . . . . . . . . . . . . . . 43
3.29 Voltage-transfer characteristic of the CMOS inverter . . . . . . . . . . . . . . 43
3.30 Small-signal model of the CMOS inverter . . . . . . . . . . . . . . . . . . . . 44
3.31 Simplified small-signal model of the CMOS inverter . . . . . . . . . . . . . . 44
3.32 High-frequency small-signal model of the CMOS inverter . . . . . . . . . . . 44
3.33 Ring oscillator with N delay stages . . . . . . . . . . . . . . . . . . . . . . . . 45
3.34 Linear model of an ideal N -stage (N ≥ 3) ring oscillator . . . . . . . . . . . . 46
4.1 High level study of two-integrator oscillator . . . . . . . . . . . . . . . . . . . 50
4.2 Two-integrator oscillator implementation . . . . . . . . . . . . . . . . . . . . 51
4.3 Current flow in the two-integrator oscillator circuit . . . . . . . . . . . . . . . 52
4.4 Two-integrator oscillator high level model with non-linear behaviour . . . . 52
4.5 Two-integrator oscillator high level model with linear behaviour . . . . . . . 53
4.6 Small-signal model of differential pair composed of transistors Mr . . . . . . 53
4.7 Small-signal analysis of transconductance . . . . . . . . . . . . . . . . . . . . 54
4.8 Two-integrator oscillator linear model . . . . . . . . . . . . . . . . . . . . . . 54
4.9 Coupled LC oscillator circuit . . . . . . . . . . . . . . . . . . . . . . . . . . . . 56
4.10 Coupled RC oscillator high level model . . . . . . . . . . . . . . . . . . . . . . 57
4.11 Coupled RC oscillator circuit . . . . . . . . . . . . . . . . . . . . . . . . . . . 57
4.12 RC all-pass phase shifter diagram . . . . . . . . . . . . . . . . . . . . . . . . . 59
4.13 RC-CR circuit as a quadrature generator . . . . . . . . . . . . . . . . . . . . . 60
4.14 RC polyphase network as a symmetric RC network . . . . . . . . . . . . . . . 61
4.15 Quadrature generation using a divide-by-two circuit . . . . . . . . . . . . . . 62
4.16 Classification of logic circuits based on their temporal behaviour . . . . . . . 63
4.17 Latch and flip-flop timing diagrams . . . . . . . . . . . . . . . . . . . . . . . . 64
4.18 Shift register data movement . . . . . . . . . . . . . . . . . . . . . . . . . . . . 65
4.19 5-bit SISO shift register . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 66
4.20 Data bits stored after five clock pulses . . . . . . . . . . . . . . . . . . . . . . 67
5.1 CMOS inverter circuit . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 72
5.2 3-stage single-ended ring oscillator . . . . . . . . . . . . . . . . . . . . . . . . 73
5.3 Quadrature 4-stage ring oscillator concept employing feedforward paths . . 76
5.4 2-input NAND gate and single D flip-flop structure . . . . . . . . . . . . . . 77
5.5 Dual D flip-flop structure . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 78
5.6 3-phase shift register block diagram . . . . . . . . . . . . . . . . . . . . . . . 78
5.7 Quadrature 4-phase shift register with 50% duty-cycle . . . . . . . . . . . . . 78
5.8 2-input AND gate using MOSFET transistors . . . . . . . . . . . . . . . . . . 79
5.9 Quadrature 4-phase shift register with 25% duty-cycle . . . . . . . . . . . . . 80
xviii
List of Figures
6.1 Oscillator transient response (fLO = 600 MHz) . . . . . . . . . . . . . . . . . . 83
6.2 Oscillator phase-noise (fLO = 600 MHz) . . . . . . . . . . . . . . . . . . . . . . 84
6.3 Phase error histogram (µ = 0.7255°, σ = 9.27°) . . . . . . . . . . . . . . . . . . 84
6.4 Oscillator transient response (fLO = 900 MHz) . . . . . . . . . . . . . . . . . . 85
6.5 Oscillator phase-noise (fLO = 900 MHz) . . . . . . . . . . . . . . . . . . . . . . 86
6.6 Phase error histogram (µ = 0.0074°, σ = 0.11°) . . . . . . . . . . . . . . . . . . 86
6.7 Generator transient response (fLO = 600 MHz) . . . . . . . . . . . . . . . . . . 87
6.8 Generator phase-noise (fLO = 600 MHz) . . . . . . . . . . . . . . . . . . . . . 88
6.9 Phase error histogram (µ = 0.0002°, σ = 0.03°) . . . . . . . . . . . . . . . . . . 88
6.10 Generator transient response (fLO = 900 MHz) . . . . . . . . . . . . . . . . . . 89
6.11 Generator phase-noise (fLO = 900 MHz) . . . . . . . . . . . . . . . . . . . . . 89
6.12 Phase error histogram (µ = 0.0008°, σ = 0.05°) . . . . . . . . . . . . . . . . . . 90
6.13 Oscillator transient response (fLO = 600 MHz) . . . . . . . . . . . . . . . . . . 91
6.14 Oscillator phase-noise (fLO = 600 MHz) . . . . . . . . . . . . . . . . . . . . . . 91
6.15 Phase error histogram (µ = 0.0056°, σ = 0.62°) . . . . . . . . . . . . . . . . . . 92
6.16 Oscillator transient response (fLO = 900 MHz) . . . . . . . . . . . . . . . . . . 93
6.17 Oscillator phase-noise (fLO = 900 MHz) . . . . . . . . . . . . . . . . . . . . . . 93
6.18 Phase error histogram (µ = 0.0086°, σ = 0.47°) . . . . . . . . . . . . . . . . . . 94
6.19 Generator transient response (fLO = 600 MHz) . . . . . . . . . . . . . . . . . . 95
6.20 Generator phase-noise (fLO = 600 MHz) . . . . . . . . . . . . . . . . . . . . . 95
6.21 Phase error histogram (µ = 0.0010°, σ = 0.03°) . . . . . . . . . . . . . . . . . . 96
6.22 Generator transient response (fLO = 900 MHz) . . . . . . . . . . . . . . . . . . 96
6.23 Generator phase-noise (fLO = 900 MHz) . . . . . . . . . . . . . . . . . . . . . 97
6.24 Phase error histogram (µ = 0.0012°, σ = 0.06°) . . . . . . . . . . . . . . . . . . 97
6.25 Generator transient response (fLO = 600 MHz) . . . . . . . . . . . . . . . . . . 98
6.26 Generator phase-noise (fLO = 600 MHz) . . . . . . . . . . . . . . . . . . . . . 99
6.27 Phase error histogram (µ = 0.0011°, σ = 0.04°) . . . . . . . . . . . . . . . . . . 99
6.28 Generator transient response (fLO = 900 MHz) . . . . . . . . . . . . . . . . . . 100
6.29 Generator phase-noise (fLO = 900 MHz) . . . . . . . . . . . . . . . . . . . . . 100
6.30 Phase error histogram (µ = 0.0019°, σ = 0.06°) . . . . . . . . . . . . . . . . . . 101
6.31 Layout of the 1.2V Twin well RF NMOS used . . . . . . . . . . . . . . . . . . 103
6.32 Subcircuit topology of 1.2V Twin Well RF NMOS . . . . . . . . . . . . . . . . 104
6.33 Layout of the 1.2V RF PMOS used . . . . . . . . . . . . . . . . . . . . . . . . . 105
6.34 Subcircuit topology of 1.2V RF PMOS . . . . . . . . . . . . . . . . . . . . . . . 105
6.35 Layout of the MIM capacitor used . . . . . . . . . . . . . . . . . . . . . . . . . 106
6.36 Layout of MIMCAPS_MML_130E and MIMCAPS_RF capacitors respectively
side by side . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 107
6.37 Layout of the designed CMOS inverter . . . . . . . . . . . . . . . . . . . . . . 108
6.38 Oscillator core and buffer schematic . . . . . . . . . . . . . . . . . . . . . . . 109
6.39 Layout of the designed oscillator core and buffer . . . . . . . . . . . . . . . . 109
6.40 Layout of the designed current source . . . . . . . . . . . . . . . . . . . . . . 110
xix
List of Figures
6.41 Layout of the designed 4-stage ring oscillator . . . . . . . . . . . . . . . . . . 111
6.42 Oscillator transient response (fLO = 1.1 GHz) . . . . . . . . . . . . . . . . . . 113
6.43 Oscillator phase-noise (fLO = 1.1 GHz) . . . . . . . . . . . . . . . . . . . . . . 113
6.44 Phase error histogram (µ = 1.1851°, σ = 21.43°) . . . . . . . . . . . . . . . . . 114
6.45 Oscillator transient response (fLO = 1.6 GHz) . . . . . . . . . . . . . . . . . . 114
6.46 Oscillator phase-noise (fLO = 1.6 GHz) . . . . . . . . . . . . . . . . . . . . . . 115
6.47 Phase error histogram (µ = 0.8702°, σ = 11.56°) . . . . . . . . . . . . . . . . . 115
A.1 Inverter transient response . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 136
A.2 AND transient response . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 137
A.3 NAND transient response . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 138
A.4 Single D-FF transient response . . . . . . . . . . . . . . . . . . . . . . . . . . . 139
A.5 Dual D-FF transient response . . . . . . . . . . . . . . . . . . . . . . . . . . . 140
B.1 Gaussian (or normal) distribution . . . . . . . . . . . . . . . . . . . . . . . . . 145
xx
List of Tables
4.1 D-type flip-flop truth table . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 64
4.2 Shifting a 5-bit code into a SISO shift register . . . . . . . . . . . . . . . . . . 66
4.3 Shifting a 5-bit code out of a SISO shift register . . . . . . . . . . . . . . . . . 67
5.1 Ring oscillators parameters . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 74
5.2 Shift register parameters . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 77
5.3 Truth table of the quadrature 4-phase shift register with 25% duty-cycle . . 79
5.4 Parameters of the quadrature 4-phase shift register with 25% duty-cycle . . 80
6.1 CAD tools and corresponding versions used . . . . . . . . . . . . . . . . . . . 82
6.2 DC operating point of the 3-stage ring oscillator for a fundamental frequency
of 600 MHz . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 83
6.3 DC operating point of the 3-stage ring oscillator for a fundamental frequency
of 900 MHz . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 85
6.4 DC operating point of the 4-stage ring oscillator for a fundamental frequency
of 600 MHz . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 90
6.5 DC operating point of the 4-stage ring oscillator for a fundamental frequency
of 900 MHz . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 92
6.6 4-stage ring oscillator pre- and post-layout results . . . . . . . . . . . . . . . 116
6.7 Comparison of state-of-the-art RC oscillators . . . . . . . . . . . . . . . . . . 117
6.8 3-phase LO generators parameters . . . . . . . . . . . . . . . . . . . . . . . . 118
6.9 4-phase LO generators parameters . . . . . . . . . . . . . . . . . . . . . . . . 118
6.10 Comparison of LO generators tradeoffs . . . . . . . . . . . . . . . . . . . . . . 118
A.1 Inverter truth table . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 136
A.2 AND truth table . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 137
A.3 NAND truth table . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 138








ASCII American Standard Code for Information Interchange.








DDR Double Data Rate.
DLL Delay-Locked Loop.
DRC Design Rule Checking.
DRM Digital Rights Management.
DSP Digital Signal Processing.
DTC Divide-by-Two Circuits.
EDA Electronic Design Automation.






FoM Figure of Merit.
FPGA Field Programmable Gate Array.





IP2 Second-order Intercept Point.




LPE Layout Parameter Extraction.
LPF Low-Pass Filter.












ODE Oscillator Design Efficiency.
PA Power Amplifier.
PAC Periodic AC.
PDK Process Design Kit.
PIPO Parallel-Input to Parallel-Output.




PSD Power Spectral Density.
PSP Periodic S-Parameter.
PSS Periodic Steady-State.
PVT Process, Voltage and Temperature.
PXF Periodic Transfer Function.
Q Quality Factor.
QAM Quadrature Amplitude Modulation.
QDR Quadrature Data Rate.
QPSK Quadrature Phase-Shift Keying.
RF Radio Frequency.
SIPO Serial-Input to Parallel-Output.




TLR Topological Layout Rules.
















1.1 Background and Motivation
The demanding for wireless communications in the last years have changed the way
wireless transmitters and receivers are made. This advance brought new requirements
such as small devices and compact circuits with minimum area and at lower cost. This
trend became a tremendous challenge up to the point where today it is possible to design
a transceiver on one chip. In addition to overall system costs and area occupation, it
is very important to reduce the voltage supply and power consumption [1–3]. Framed
on the concept of System-on-a-Chip (SoC), one of the most attractive ways to achieve a
high level of integration is using Complementary Metal-Oxide-Semiconductor (CMOS)
technology. CMOS is the most widely used type of semiconductor as a result of high noise
immunity and low static power supply drain, allowing the development of low cost and
low power circuits able to operate at high frequencies.
This vision allowed Digital Signal Processing (DSP) to expand into wireless applica-
tions. Together with digital data transmission, DSP techniques have been at the heart of
progress by using highly sophisticated modulation techniques, complex demodulation
algorithms, error detection and correction, and data encryption, improving the accuracy
and reliability of digital communications [4]. Given the simplicity in processing a digital
signal compared to the analog one, an increasingly attempt to include as many blocks as
possible of the transceivers to the digital domain has become a main interest.
The major strength of Analogue Front-End (AFE) of a modern wireless communication
system lies in the responsibility of the interface between the antenna and the digital core.
Moreover, the receiver AFE is one of the most critical components since the received
signals are usually very weak and noisy due to the communication medium (air), resulting
in stringent and demanding specifications of its key blocks shown in figure 1.1. Figure 1.1
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gives a detailed description of a typical wireless transceiver: blocks (A) and (D) are part
of the digital processor at the transmitter and receiver respectively, and the other blocks
(B) and (C) are implemented in the AFE, where block (B) is designed at the transmitter



























































Figure 1.1: Wireless system block diagram: (A) transmit digital transceiver; (B) transmit
analog front-end; (C) receive analog front-end; (D) receive digital transceiver [5].
There are two main receiver front-end architectures: the dominant heterodyne (or
Intermediate Frequency (IF)) receiver - which uses one or more IFs and where the signal
is downconverted from its carrier frequency to an IF - and the homodyne (zero-IF or
direct-conversion) approach - which does not use IF so the IF is zero and where the signal
is converted directly to the baseband frequency.
In the heterodyne receiver, the main handicap consists in the fact that, apart from
the wanted signal, also an unwanted signal (image frequency signal) is downconverted
2
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to the IF. These disturbances in the image frequency band have to be suppressed by an
image reject filter before the mixing down to the IF. Conventional heterodyne receivers
require filters with high Quality Factor (Q) which are difficult to comply for an integrated
filter. Besides the implementation off-chip associated with high cost, a low IF causes the
image frequency band to be so close to the desired frequency that an image-reject Radio
Frequency (RF) filter is not feasible so a high IF is also indispensable. By these means,
heterodyne receivers may have better performance than homodyne ones [3, 6].
Since the wanted RF signal is directly downconverted to baseband, the homodyne
receiver does not require an image reject filter, a Low-Pass Filter (LPF) suffices. Neverthe-
less, the main drawback of the simplest receiver is the considerable sensitivity to parasitic
baseband disturbances, Direct Current (DC) offsets, flicker noise and Local Oscillator (LO)
leakage [2] which used to be relevant restrictions for a practical implementation, but are
nowadays being overcome making this topology a viable alternative [3, 6]. To handle
modern modulation schemes (for instance, Quadrature Amplitude Modulation (QAM)),
a separation of In-phase (I) and Quadrature-phase (Q) components of the received signal
is crucial to avoid possible cross-talk introduced by quadrature errors, which together
with additive noise increases the Bit Error Rate (BER). These two components are used to
cancel the image frequency, which is not necessary in homodyne receiver, and to obtain
quadrature signals, so their importance is clearly recognized in modern transceivers.
A combination of the best features of each previously mentioned receiver compose the
low-IF receiver [4, 7]. Unlike the homodyne architecture, the low-IF receiver eliminates
DC offset, reduces the 1/f noise problem and avoids LO leakages issues [8]. Accurate
quadrature signals, besides being used in the demodulation process, as it happens in
heterodyne and homodyne architectures, are also used in image frequency cancelling
instead of common external filters [9]. Along with component matching, they affect the
quality of image-reject mixing contributing further to image rejection. Therefore, a LO
with high accurate quadrature outputs is essential to remove image frequency signal.
The LO plays an important role in the RF front-end design. The main function of
an oscillator is to generate LO phases I and Q for downconversion and upconversion
operations. Therefore, besides the accuracy that the two quadrature output signals must
have [10–14], the need for the oscillator to be fully integrated and tunable is quite relevant
for the sake of front-end performance.
Due to the need of many modern transceiver architectures to have multiple phases of
a certain output frequency, multiphase oscillators [15, 16] have been investigated. Their
importance in clock and data recovery circuits is undeniable [17]. Several structures to
generate quadrature signals are [18]:
1. A divide-by-two frequency divider following the oscillator running at the double
the required LO frequency. This approach generally shows poor phase-noise and




2. A VCO followed by a passive polyphase RC complex filter. An integrated polyphase
networks is narrowband with poor quadrature accuracy. It also suffers from process
variation on the RC time constants that lead to amplitude imbalance between the
quadrature signals.
3. Two oscillators are forced to run in quadrature using transistor or transformer cou-
pling. This technique provides wideband quadrature accuracy and superior phase-
noise performance with a tradeoff of increased power, silicon area and reduced
tuning range. By coupling two symmetric oscillators with each other, a quadrature
VCO generates quadrature signals at high frequency.
Although the various ways to generate quadrature outputs, multiphase signals are
an inherent feature of ring oscillators. Well known and so analysed as it is [19–30], this
classic topology is popular due to its highly integration, low cost and small sizes. However,
it suffers from poor phase noise/power tradeoff [31, 32], which has led to somewhat
negligence today, encouraging us to use and investigate it in our own. Examples of some
approaches are: (i) using an even number stage differential ring but it suffers from high
phase noise [2]; (ii) employing an odd number of static single-ended as delay cells; (iii)
the concept of adding feedforward paths to a ring with an even number of stages is also a
possibility [22]. The latter two are described in this thesis.
Generating multiple phases is also a typical requirement for digital circuit design
[33–40]. Recently, a significant effort has been made in the study of LO generators using
the Shift Register (SR) technique [40, 41], where the same master clock drives N dynamic
flip-flops to achieve low phase mismatch. Although a SR seems more attractive due to
its wide working frequency range (flexibility), the input signal frequency has to be NfLO
higher the clock frequency. This does not necessary lead to more power consumption
and can even have advantages like less jitter than a equivalent Delay-Locked Loop (DLL)
(assuming both are realized with Current-Mode Logic (CML)), higher Q and less area for
the inductors. Furthermore, for flexible multiphase clock generation, SR is not only more
flexible but often also better, in addition to allowing the use of latches with very small
delay time [42].
The main goal of this work is to study either the ring oscillator and the SR architecture,
making a solid comparison between these two multiphase generators, evaluating their
relative advantages and disadvantages to investigate the most appropriate application for
each of the LO generators. We focus on their key parameters that best characterize them,
such as phase-noise and phase error, as well as on their discrepancies.
1.2 Main Contributions
To overcome poor frequency stability and phase-noise, vulnerability to Process, Volt-
age and Temperature (PVT) variations, low Q and performance degradation of ring oscil-
lators as the increase of frequency of operation, the present dissertation brings a recent
4
1.3. THESIS OUTLINE
architectural approach of a SR to design a multiphase clock generator, which is presented
as a low phase-noise and low phase error solution suitable for wireless applications. The
technique presented in [38] was taken into account in order to produce each dual D-type
FlipFlop (D-FF).
Before using this attractive approach, a 3 and 4-stage ring oscillator concepts were
explored and a layout of the latter was designed to validate the main schematic results.
During the development of this work, an opportunity to collaborate in a RF front-end
receiver arose, leading to a publication titled "Wideband CMOS RF Front-End Receiver
with Integrated Filtering" presented at 2015 Mixed Design of Integrated Circuits & Sys-
tems (MIXDES). Future publications can also be done after coupling the 4-phase single-
frequency LO generator employing the SR architecture to the RF front-end since an ideal
LO was previously used.
1.3 Thesis Outline
In addition to the introductory chapter, this thesis is organized into six more chapters,
as follows:
Chapter 2 – Transceiver Architectures
Chapter 2 covers a broad review of RF transceiver architectures, such as the receiver
and transmitter architectures. The key receiver architectures, including the low-IF, are
presented, followed by the heterodyne and direct upconversion transmitters, respectively.
Chapter 3 – Oscillators
This chapter introduces some basic definitions usually employed in digital circuitry,
such as the CMOS transistor model. Apart from a background of oscillator fundamental
concepts and parameters, the main purpose of this chapter is to introduce the major
single oscillator topologies, the LC and RC oscillators, where the ring oscillator structure
is included.
Chapter 4 – Multiphase Generators
Chapter 4 introduces the open and closed-loop approaches where quadrature LO
signals are obtained. In the closed-loop structures, the two-integrator and coupled oscil-
lators are presented, while in open-loop approaches the shift register concept used in this
work is highlighted.
Chapter 5 – Analysis of Multiphase Generators
In Chapter 5, the ring oscillator and shift register approaches are investigated. The
same sizing was set purposely for a fair key parameters comparison. Each multiphase
LO generator has two different topologies in order to produce 3 and 4 phase signals.
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Moreover, the 4-phase clock generators employing SR with 50% and 25% duty-cycles are
also presented here.
Chapter 6 – Simulation Results
The sixth chapter provides the schematic results of every ring oscillator and SR archi-
tecture. Furthermore, since a possible physical layout of the 4-stage ring oscillator was
produced, the post-layout simulations are also presented. For a better understanding,
the layout is presented hierarchically, i.e., from the most basic component to the final
structure that composes the ring oscillator. Therefore, despite the comparison between
both ring oscillator and shift register approaches, the schematic and post-layout of the
4-stage ring oscillator are also compared and the obtained results are discussed.
Chapter 7 – Conclusion and Future Work
The last chapter is devoted to draw the relevant conclusions. The most appropri-
ate applications for each of the multiphase generators are also addressed here. Finally,
some adjustments, optimization guidelines and future research suggestions are advised











In this chapter we review the basic transceiver (transmitter and receiver) architec-
tures. We start by describing the advantages and disadvantages of the main conventional
receiver approaches, namely, heterodyne, homodyne and low-IF. A special attention
to the low-IF structure is given, since it consists in a combination of the best features
of homodyne and heterodyne receivers. Then, section 2.2 presents the two elemental
transmitter architectures: heterodyne and direct upconversion, respectively.
Receivers are characterized by performing low-noise amplification, downconversion
and demodulation, while transmitters perform modulation, upconversion and power
amplification. Nowadays, extensive researches are being made in the field of the receiver
path, since integrability, interference rejection band selectivity are more demanding in
receivers than in transmitters.
2.1 Receiver Architectures
The purpose of a communication system is to transmit the signal containing the in-
formation to the receiver. This system is composed by a transmitter, a receiver and a
communication channel in which the signal is propagated. The transmitter’s function is
to process the message signal into a form suitable, known as a periodic signal called the
carrier, for transmission over the communication channel. This process, denominated
modulation, consists in the variation of, at least, one of its characteristics (amplitude,
frequency or phase). As for the communication channel, its function is to provide a path-
way between the transmitter’s output and the receiver’s input. Therefore, the receiver’s
job is to process the received signal and recover the appropriate original signal through
a demodulation process. The reason why low frequency signals cannot be transmitted
over long distances through the space is due to the short operating range they have, poor
7
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radiation efficiency that characterize the low frequency signals, mutual interference caus-
ing erroneous interference air and the huge antenna requirement, since for a effective
signal transmission, the sending and receiving antenna should be at least 1/4th of the
wave length of the signal.
In every wireless system, the receiver AFE is one of the most critical components
since open space is used as the propagation channel and the received signals are usually
very weak and noisy. Due to the strong attenuation during air transmission, signals are
converted to high frequency for transmission and then downconverted to the baseband
for reception. This is necessary since at high frequencies there is higher bandwidth and
therefore the signals can carry more information and the antennas size is smaller. In
summary, the receiver must be able to filter and amplify the received RF signal, down-
convert it so the signal can be demodulated and processed by a digital system. The key
blocks of a wireless receiver are the Low-Noise Amplifier (LNA), LO and the mixer, each
one contributing to the system’s overall signal gain/loss and noise figure [1, 43].
This section emphasizes three types of receivers, describing some of their characteris-
tics, advantages and disadvantages.
2.1.1 Heterodyne Receiver
In 1917, Armstrong invented a further receiver principle, which is still used for a
majority of wireless systems. The superheterodyne topology, also known as IF receiver,
has that title because the designation heterodyne had already been applied in a different
context (in the area of rotating machines) [2].
In this approach, shown in figure 2.1, the RF signal received by the antenna is fil-
tered by a bandpass filter, where the influence of near interferers is minimized, then it
is amplified by the LNA and downconverted to a lower IF through the mixer, to which
the output of the LO is applied. Later, a bandpass filter at the IF called channel selection
filter, isolates the desired signal from signals in adjacent channels. The signal demodu-
lation is usually done in the digital domain and, therefore, it is necessary to include an



















Figure 2.1: Superheterodyne receiver [44].
The main advantage of this architecture is that the IF is fixed, thus the desired RF
frequency is selected by tuning the LO, making it easier to design the channel selection
8
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filter, which should be very selective and with a highQ. On the other hand, the drawback
of this receiver arises when a signal designated as image signal of frequency fIm = 2fLO −
fRF appears at the mixer input, as shown in figure 2.2. After the multiplication, the image
signal creates two more signals at frequencies f1 = fLO − fRF and f2 = 3fLO − fRF , and so f1
coincides with IF, overlapping the signal of interest and becoming impossible to separate
both signals.
It is imperative to have an image rejection filter (IR BandPass Filter (BPF)) to reject
the image produced in the downconversion, since two input frequencies can produce the
same IF. Moreover, since the frequency difference between RF and image signals is 2fRF ,
increasing fRF causes a relaxation in image rejection filter specifications. However, as
fRF increases, the channel selection filter must have tighter specifications for the same
bandwidth due to the escalation of the Q, which is proportional to the centre frequency.
Therefore, due to the required highQ of the filters, they need to be designed with discrete
components which is not an acceptable solution for modern applications dominated by
CMOS technology and where low-area and low-cost are indispensable, and so there is a
compromise between IF and Q. In practice, high performance filters must be realized














Figure 2.2: Image signal in superheterodyne receiver [44].
The heterodyne architecture described above has the advantage of handling modern
modulation schemes that require IQ (in-phase and quadrature) signals to fully recover the
information. However, the challenge nowadays is to obtain a fully integrated receiver on a
single chip. This requires either direct conversion to the baseband or the development of
new techniques to reject the image without the use of external filters. These two suggested
approaches will be described next.
2.1.2 Homodyne Receiver
The homodyne receiver, known by other names such as direct-conversion or zero-IF,
translates the input RF signal to baseband in a single downconversion (the IF is zero)
using a LO with the same frequency as the RF signal. This avoids the use of an external
9
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image rejection filter, and only a LPF is required after the mixer to do the proper channel
selection. Finally, it allows the possibility of complete integration of the receiver on-chip.
Through the use of modern modulation schemes, the signal has information in the
phase and amplitude, and the downconversion requires accurate quadrature signals. The
block diagram of a simplified homodyne receiver is represented in figure 2.3(A) which is
suitable for double-sideband Amplitude Modulation (AM) signals, since after the down-
conversion both sidebands are overlapped in baseband carrying the same information.
However, for more sophisticated modulation schemes such Frequency Modulation (FM)
or Quadrature Phase-Shift Keying (QPSK) the sidebands may carry different information,
and to avoid loss of information after the downconversion, a quadrature architecture is












Figure 2.3: Homodyne receiver: (A) single inverter (B) quadrature receiver [44].
Despite its low complexity, this architecture presents several disadvantages described
below, that prevent it from being applied in more demanding applications. These draw-
backs are related to flicker noise, channel selection, LO leakage, quadrature errors, DC
offsets and intermodulation:
1. Flicker noise – this type of noise from any active device has a spectrum close to DC.
Therefore, it can corrupt substantially the low-frequency baseband signals, which
is a severe problem in MOS implementation (1/f corner is about 200 kHz).
2. Channel selection – at the baseband the desired signal must be filtered, ampli-
fied, and converted to the digital domain. Thus, the LPF must suppress the out-
of-channel interferers. This filter should have high linearity and low-noise which
makes it difficult to implement.
3. LO leakage – due to the device capacitances between the LO and RF ports of the
mixer and capacitances or resistances between the LNA ports, the receiver will
couple signal to the antenna that will be radiated, which can interfere with other
10
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receivers using the same wireless standard. This effect can be minimized with the
use of differential LO and mixer outputs to cancel common mode components.
4. Quadrature error – quadrature error and mismatches between the amplitudes of
the I and Q signals corrupt the downconverted signal constellation (e.g., in QAM),
resulting in imbalances in the gain and phase of the baseband I and Q outputs. Since
modern wireless applications have different information in I and Q signals, this is
the most critical aspect in direct-conversion receivers because it is very difficult to
implement high frequency blocks with very accurate quadrature relationship.
5. DC offsets – as a result of LO leakage that appears at the LNA and mixer inputs, a
DC component is generated at the output of the mixer (this process is known as LO
"self-mixing") that can saturate the baseband circuits, preventing signal detection.
Hence, this topology of receiver needs DC offset removal or cancellation to avoid
the problems explained above.
6. Intermodulation – if two interferers exist near the channel of interest, after the mix-
ing one of the interferers components is shifted near to the baseband and appears
at the output together with the downconverted signal, leading to signal distortion.
Thus, these kind of receivers must have a very high Second-order Intercept Point
(IP2). One solution is to implement differential LNAs and mixers, which would
eliminate even-order harmonics.
This homodyne approach requires very linear LNAs and mixers, and high frequency
oscillators with precise quadrature. All these requirements are hard to fulfil simultane-
ously.
2.1.3 Low-IF Receiver
The low-IF combines the best features of both types of receivers previously described,
by using a mixed approach, which consists in using the homodyne receiver but instead
of doing a direct-conversion to baseband the signal is shifted to a low IF. This relaxes the
channel selection filter specifications and simultaneously avoids the baseband problems
related to direct-conversion, in particular the flicker noise that strongly affects the base-
band signal. However, it is still necessary to overcome the image issue associated with the
non-direct conversion, which is solved applying a quadrature architecture that suppresses
the image by generating a negative replica. This removal depends strongly on component
matching and LO quadrature accuracy. There are two main rejection architectures, the
Hartley and the Weaver [1, 3], as shown in figure 2.4.
The Hartley architecture (figure 2.4(A)) [45] mixes the RF signal with the quadrature
outputs of the LO and, after the LPF, one of the resulting signals is shifted 90° and
subtracted to the other signal. Assuming that a signal
x(t) = VRF cos(ωRFt) +VIm cos(ωImt), (2.1)
11
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is placed at the input of the receiver, where VRF and VIm are, respectively, the amplitude
of RF and image signals, and ωRF and ωIm are correspondingly the RF and image fre-













































Figure 2.4: Image rejection architectures: (A) Hartley (B) Weaver [44].








Finally, summing the signals x2(t) and x3(t) results in
xIF(t) = VRF cos([ωRF −ωLO]t), (2.5)
meaning that the desired signal is recovered (doubled in amplitude) and the image is
suppressed. The main drawback of this architecture is the receiver sensitivity to the LO
quadrature errors and the incomplete image cancellation due to the I/Q mismatches in
the two signal paths that can occur.
In Weaver’s approach (figure 2.4(B)) [46], the result is similar but the 90° phase shift
is performed by a second mixing operation in both signal paths. Besides the problems
of the Hartley architecture, this approach can also suffers from an image problem in the
second downconversion if the signal is not converted to the baseband.
2.2 Transmitter Architectures
The three primary functions of RF transmitters are modulation, frequency transla-
tion/(up)conversion and power amplification, with the first two combines in some cases.
Consequently, the key performance specifications are respectively modulation accuracy,
12
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spectral emission and RF output power level. In transmitters, band selection and noise
are not as critical as in receivers since a strong signal is locally available. Moreover, the
variation of the signal level is small which relaxing requirements in terms of the dynamic
range. Thus, due to their simplicity compared to receivers, there is a reduced diversity
of transmitters approaches. They are: the heterodyne, that uses a sole IF and the direct
upconversion which signal is straight converted to the RF band.
The generation of high output power leads to a high DC power consumption. In active
operation, the power consumption of transceivers is mainly defined by the transmitter
and not as much by the receiver. Nevertheless, a transmitter can be completely shut down
after signal transmission to save power. Besides, modulation modes with both constant
and variable signal amplitude can also be employed to transmit data [43]. The first
scheme is more power efficient, whereas the latter one is the most often used, although it
cannot be full integrated.
Transmitter design requires a solid understanding of modulation schemes because of
their influence on the choice of such building blocks as upconversion mixers, oscillators
and Power Amplifiers (PAs). The choice of a transmitter depends on the wanted and
unwanted emission requirements and on the number of oscillators and external filters.
Generally, the architecture and frequency planning of the transmitter must be selected
in conjunction with those of the receiver to allow sharing hardware and possibly power
[47].
2.2.1 Heterodyne Transmitters
Figure 2.5 shows the principle of heterodyne architecture. Since modern transmitters
must handle quadrature signals, in this topology the baseband signals are modulated in
quadrature to the IF, where it is easier to provide quadrature outputs with accuracy rather
than at RF. The following IF filter rejects the harmonics of the IF signal and reduces the
transmitted noise. Then, the IF modulated signal is upconverted, amplified thanks to the











Figure 2.5: Heterodyne transmitter [3].
To suppress (50-60 dB) the unwanted sideband after the upconversion, an RF band-
pass filter is necessary in order to meet spurious emission levels imposed by the standards.
13
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This filter is typically passive and high-cost due to the off-chip components that compose
it [1, 4]. As previously mentioned, this architecture does not allow full integration of the
transmitter as a result of the off-chip passive elements in IF and RF filters.
2.2.2 Direct Upconversion Transmitter
In direct-conversion transmitters [48–50] (figure 2.6), the baseband signal is directly
upconverted to RF. The RF output carrier frequency is equal to the LO frequency at the
mixers input, and modulation and upconversion occur in the same circuit. A quadrature
upconversion is required by modern modulations schemes. The simplicity of the archi-
tecture makes it attractive for high integration because there is no need to suppress any
mirror signal generated during the upconversion. As in the receiver, the LO frequency
is the carrier frequency [4]. The direct-conversion topology nonetheless suffers from an
injection pulling [51] of the LO, whereby the oscillator frequency tends to shift towards
the frequency of an external stimulus. This issue arises because the PA output is a modu-
lated waveform having a high power and a spectrum centered around the LO frequency.
The resulting spectrum cannot be suppressed by a bandpass filter because it has the same








Figure 2.6: Direct upconversion transmitter [3].
A solution that settles the benefits of both heterodyne and direct upconversion was
already proposed [52, 53], where the baseband signals are converted to a low IF and
upconverted to the final carrier frequency through the use of an image-reject mixing
technique to reject, avoiding the use of an RF filter after the upconversion. Therefore,












In many transceivers, oscillators are one of the most important blocks in both the
transmit and receive paths, since the quality of a up and downconversion depends on
the quality of the oscillator produced signals. The requirements for oscillators used in
receivers are more stringent than requirements for transmit oscillators. In addition to
frequency stability, receiver LOs must have low Single-SideBand modulation (SSB) phase-
noise required for adjacent channel selectivity and low wideband noise required for good
receiver sensitivity and must be free of spurious modulation. Transmitter oscillators do
have one unique requirement, called load pull, which is a measure of how much the
oscillator frequency transmitter turn-on. In some applications, the oscillator’s output
harmonic content, current consumption, operation over extended temperature range, fast
turn-on and turn-off times and easy modulation capability may be additional require-
ments [54].
Basically, an oscillator generates the LO periodic output signal at a specific or tunable
frequency by converting a given DC level into a periodic signal without the interference
of external signals. Interestingly, in most systems, one input of every mixer is driven by a
periodic signal, hence the need for oscillators. Thus, oscillators can be roughly classified
in two major categories [55, 56] (figure 3.1):
1. quasi-linear oscillators – based on the fulfilment of the Barkhausen criterion and
characterized by sinusoidal output, such as the classical Wien-bridge, phase-shift
oscillators [57] and LC oscillators. These oscillators are known by their good phase-
noise performance, since Q is normally much higher than one. However, besides




2. strongly non-linear oscillators – based on the use of non-linear devices (Schmitt-
triggers and comparators), such as the astable multivibrator or the relaxation os-
cillator. Typically realized by RC-active circuits, this is a primary advantage since
only resistors and capacitors are used together with the active devices (inductors,
which are costly elements in terms of chip area, are not needed). On the other hand,






(with an active element)
Strongly non-linear/
Relaxation oscillators











Figure 3.1: Classification of oscillators [58].
This chapter is organized as follows: first, a review of some basic concepts is intro-
duced, where a description of the CMOS transistor model and the oscillator fundamentals
are presented. Then, the oscillators are overviewed and characterized. The most used
single oscillator topologies, the LC oscillator and the RC oscillator are also presented
here [3, 59, 60]. We give a special attention to the conventional ring oscillator due to its
importance and use throughout this work.
3.1 Basic Concepts
3.1.1 Performance
From a system designers perspective, the performance of a digital circuit expresses the
computational load that the circuit can manage. For instance, a microprocessor is often
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characterized by the number of instructions it can execute per second. This performance
metric depends both on the architecture of the processor – for instance, the number of
instructions it can execute in parallel –, and the actual design of logic circuitry. While the
former is crucially important, it is not the focus of this work. When focusing on the pure
design, performance is most often expressed by the duration of the clock period (clock
cycle time), or its rate (clock frequency). The minimum value of the clock period for a
given technology and design is set by a number of factors such as the time it takes for
the signals to propagate through the logic, the time it takes to get the data in and out
of the registers, and the uncertainty of the clock arrival times. At the core of the whole
performance analysis, however, lays the performance of an individual gate.
The propagation delay tP of a gate defines how quickly it responds to a change at
its input(s). It expresses the delay experienced by a signal when passing through a gate.
It is measured between the 50% transition points of the input and output waveforms,
as shown in figure 3.2 for an inverting gate.1 Since a gate displays different response
times for rising or falling input waveforms, two definitions of the propagation delay are
necessary. The tP LH defines the response time of the gate for a LOW to HIGH (or positive)
output transition, while tPHL refers to a HIGH to LOW (or negative) transition. The
propagation delay tP is defined as the average of the two.
tP =













Figure 3.2: Definition of propagation delays and rise and fall times [61].
The propagation delay is not only a function of the circuit technology and topology,
but depends upon other factors as well. Most importantly, the delay is a function of
the slopes of the input and output signals of the gate. To quantify these properties, we
introduce the rise and fall times tr and tf , which are metrics that apply to individual
signal waveforms rather than gates (figure 3.2), and express how fast a signal transits
1The 50% definition is inspired the assumption that the switching threshold VM is typically located in
the middle of the logic swing.
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between the different levels. The uncertainty over when a transition actually starts or
ends is avoided by defining the rise and fall times between the 10% and 90% points of
the waveforms, as shown in the figure. The rise/fall time of a signal is largely determined
by the strength of the driving gate, and the load presented by the node itself, which sums
the contributions of the connecting gates (fan-out) and the wiring parasitics.
When comparing the performance of gates implemented in different technologies or
circuit styles, it is important not to confuse the picture by including parameters such as
load factors, fan-in and fan-out. A uniform way of measuring the tp of a gate, so that
technologies can be judged on an equal footing, is desirable. The de-facto standard circuit
for delay measurement is the ring oscillator, which will be presented in subsection 3.3.2
and applied in some structures that can be found in chapter 5.
Each cycle has an on-time (Ton) and an off-time (Tof f ) and considering all the work is
done during on-time, the duration of these pulses and the number of cycles per second
(frequency) are important. To describe the amount of "on-time", we use the concept of
duty-cycle. Duty-cycle is defined as the proportion of time during which a component,
device or system is operating. Abbreviated as D, the duty-cycle can be expressed as a
ratio or as a percentage and is given by:
D =
Ton





where T is the period time of a completed cycle of pulse trains. If a digital signal spends
half of the time on and the other half off, we would say the digital signal has a duty-cycle
of 50% and resembles an ideal square wave. If the percentage is higher than 50%, the
digital signal spends more time in the HIGH state than the LOW state and vice versa if




Figure 3.3: 50%, 75% and 25% duty-cycle examples.
3.1.2 MOS Transistor Overview
The Field-Effect Transistor (FET) is a device which uses an electric field through the
oxide to control the transistor gate by turning it on and off, determining whether a current
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flows between the drain and source or not. There are several types of FETs, of which the
most widely used by far is the Metal-Oxide-Semiconductor (MOS) transistor. A large part
of the sucess of the Metal-Oxide-Semiconductor Field-Effect Transistor (MOSFET) tran-
sistor is due to the fact that it can be scaled to increasingly smaller dimensions, resulting
in higher performance.
As a result of functionality per unit area (which in turn forces down the scale of the
technology), substantially infinite input resistance and favourable operation as switches,
MOS transistors are well-suited for designing digital circuits [62], where CMOS is the
leading technology allowing the use of complementary devices such as Negative-channel
Metal-Oxide-Semiconductor (NMOS) and Positive-channel Metal-Oxide-Semiconductor
(PMOS). Due to its simplicity, versatility, low fabrication cost and the ability to improve
performance consistently while decreasing power consumption, CMOS technology is
usually preferred rather than any other, representing the majority of the manufactured
Integrated Circuit (IC) in the world.
The signals of interest in analog ICs are often of the form:
vGS(t) = VGS + vgs(t), (3.3)
where VGS is the fixed bias point and vgs(t) represents the small signal. Hence, the
simplified incremental model of MOS transistor (when it is in saturation or active mode)
must be considered, which can be represented as a voltage-controlled current source, as
shown in figure 3.4, given by
id = gmvgs, (3.4)
where id is the current that passes through the drain, gm is the transconductance and vgs






Figure 3.4: Simplified MOS transistor incremental scheme (λ = 0) [62].
MOS Capacitance Model
Any two conductors separated by an insulator form a parallel-plate capacitor. To anal-
yse the main characteristics of a MOS transistor in its transitive work regime (Alternating
Current (AC)), the parasitic capacitances must be considered because of their influence
on the speed of operation of the MOS device and the MOS digital circuits. Based on phys-
ical structure of MOS, its parasitic capacitances can be classified into two major groups:
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the gate capacitive effect (between the gate and the induced channel) and junction ca-
pacitances drain-body and source-body. The gate capacitance (approximate channel as
connect to source) is the capacitance per area from gate across the oxide and is given by
Cgs = CoxWL, (3.5)
where Cox = εox/tox. How this gate capacitive effect manifests itself depends on the
operation mode of the transistor. Finally, source and drain have undesirable capacitances
to body (across reverse-biased diodes) called diffusion capacitance because it is associated
with source/drain diffusion.
These two capacitive effects can be modelled by including capacitances in the MOS
model between its four terminals gate (G), drain (D), source (S) and bulk (B) as shown
in figure 3.5. Thus, there will be five capacitances, where the subscripts indicate the
terminals [57, 63–67]:
1. Cgs – the gate-source capacitance models the effect of the charge under the gate.
2. Cgd – this capacitance models the effect of the gate-oxide overlap over the drain
region. The Cgd and Cgs are overlap capacitances and voltage-dependent.
3. Cdb and Csb – depletion capacitances between drain-substrate and source-substrate,
respectively.
4. Cgb – in addition to Cgs and Cgd , these parasitic capacitances depend on bias condi-
tions since they are also voltage-dependent and distributed. They result from the
interaction between the gate voltage and the channel charge.
Figure 3.5: MOS capacitances [68].
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The dynamic performance of digital circuits is directly proportional to these capaci-
tances. Note that many of these capacitances are non-linear in that the capacitance varies
with the voltage across the capacitance. A MOS transistor high-frequency, small-signal
















Figure 3.6: MOS high-frequency small-signal model [69].
This leads us to analyse the small-signals injected in the terminals of the transistor
for each of the three different regions where the MOS transistor can operate, depending
on the voltages at the terminals.
High-frequency Small-signal Analysis in the Active/Saturation Region
A high-frequency model of a MOS in the active region is shown in figure 3.7. Most
of the capacitors in the small-signal model are related to the physical transistor. When
MOS is operating in saturation mode, the channel has tapered shape and is pinched off
at or near the drain end, thus the channel will not be uniform. Due to the change in VGS ,





where the 2/3 factor arises from the calculation of channel charge and inherently comes













Figure 3.7: Small-signal model for a MOS transistor in the saturation region [70].
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When accuracy is important, an additional term should be added to equation (3.6) to
take into account the overlap between the gate and source junction, which should include
the fringing capacitance due to boundary effects. This additional component is given by
Cov =WLovCox, (3.7)
where Lov is the effective overlap distance and is usually empirically derived (usually





WLCox +Cov , (3.8)
when higher accuracy is needed.
p




Figure 3.8: Cross section of a MOS operating in the saturation region.
The capacitance Cgd , known as the Miller capacitance, is important when there is a
large voltage gain between gate and drain. It is primarily due to the overlap between the
gate, the drain and fringing capacitance. Its value is given by
Cgd =WLovCox. (3.9)
High-frequency Small-signal Analysis in the Triode/Linear Region
The accurate small-signal modelling of the high-frequency operation of a transistor in
the triode region is nontrivial (even with the use of a computer simulation). A moderately
accurate model is shown in figure 3.9, where the gate-to-channel capacitance and the
channel-to-substrate capacitance are modelled as distributed elements. However, the I-V
relationships of the distributed RC elements are highly non-linear because the junction
capacitances of the source and drain are non-linear depletion capacitances, as is the
channel-to-substrate capacitance. Besides, if VDS is not small, then the channel resistance
per unit length should increase as one moves closer to the drain. This model is much too
complicated for use in hand analysis.
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Figure 3.9: Distributed RC model for a transistor in the triode region [70].
A simplified model often used for small VDS is shown in figure 3.10, where the resis-
tance rds is the small-signal drain-source resistance. Here, the gate-channel capacitance
has been evenly divided between the source and drain nodes:
Cgs = Cgd =
1
2
WLCox +Cov . (3.10)
Figure 3.10: Simplified triode-region model valid for small VDS [70].
High-frequency Small-signal Analysis in the Weak-inversion/Cut-off/Subthreshold
Region
When the transistor turns off, the small-signal model changes considerably. A rea-
sonable model is shown in figure 3.11. The most significant difference is that rds is now
infinite. Another major difference is Cgs and Cgd which are now much smaller. Since
the channel has disappeared, these capacitors are now due to only overlap and fringing
capacitance. Thus,
Cgs = Cgd =WLovCox. (3.11)
Their reduction does not mean that the total gate capacitance is necessarily smaller.
The capacitor Cgb is highly non-linear and dependent on the gate voltage. If the gate




If the gate-to-source voltage is around 0 V, then Cgb is equal to Cox in series with
the channel-to-bulk depletion capacitance and is considerably smaller, especially when
the substrate is lightly doped. Another case where Cgb is small is just after a transistor
has been turned off, before the channel has had time to accumulate. Because of the
complicated nature of correctly modelling Cgb when the transistor is turned off, the
equation (3.12) is usually used for hand analysis as a worst-case estimate.
Figure 3.11: Small-signal model for a MOS that is turned off [70].
The sum of the three parasitic capacitances is then dependent of gate voltage. This
sum has the maximal value of WLCox in the weak-inversion mode and the minimal value
of (1/2)WLCox in triode region.
3.1.3 Noise
Noise is an inevitable random process which limits the minimum signal level that a
circuit can process with acceptable quality. Thus, it should be taken into account as other
circuit parameter since it trades with power dissipation, speed and linearity [71]. Besides
its responsibility for the degradation of the circuit performance, noise is frequently due
to external interferences or to intrinsic material physical characteristics and its instant
value cannot be foreseen at any time. Moreover, it is one of the most critical parameters
in oscillators since they operate under large signal conditions [72–74]. Furthermore, the
nonlinear noise is converted into different frequencies [43].
Figure 3.12 illustrates the different types of noise, the most commonly encountered
in the context being white and pink (or 1/f ). Their color names are generally associated
with the broad characteristic of their power spectrum. Note that white noise contains
an equal amount of energy in all frequency bands, in contrast of 1/f noise which energy
decreases as the frequency increases.
Following a general description of noise phenomenon and its effects, this subsection




Figure 3.12: Types of noise [75].
Thermal Noise
Every ohmic resistor exhibits thermal noise caused by charge carriers generating a
variation of current. This type of noise has a white (flat) spectrum that is proportional to
absolute temperature [70]. As the temperature increases, the random motion of electrons
increase and so does the corresponding noise level. The thermal noise power can be
quantified by
P = kT∆f , (3.13)
that is proportional to the material temperature T in Kelvin, where k is the Boltzmann’s
constant and ∆f is the bandwidth that system covers. Usually it is assumed ∆f=1 for
notation simplicity, which means that noise is expressed per unit bandwidth. The spectral
density generated in a resistor
V 2n = 4kT R∆f , (3.14)
can be modelled as a voltage source with a Power Spectral Density (PSD) of V 2n in series
with a noiseless resistor (Thevenin equivalent) or as a current source with a PSD of I2n
associated with a resistor in parallel (Norton equivalent) [1, 55, 76].
MOS transistors also exhibit thermal noise due to carrier motion through the channel,
and it can be represented by a current source connect between the drain and source
terminals.
The equations of thermal noise are defined depending in which regime the transistor
is operating. If the device is operating in the triode region (where the drain-source




I2n = 4kT γgm∆f , (3.15)
where γ is the excess noise factor and has a value of unity for this bias condition (γ = 1).
If the transistor is saturated [63], γ assumes the value of 2/3 for long-channel transistors
and higher values for short-channel devices [78], and therefore:
I2n = 4kT γgd0∆f . (3.16)
Another source of thermal noise in MOS transistors is related with the gate resistance.
Despite being more negligible than the noise due to channel carrier motion, this effect is
becoming more important for new technologies, as the gate length is scaled down [1].
Flicker Noise
Flicker noise is a low-frequency noise present in all active devices, although only
occurs when a DC current is flowing, and has origin in a phenomenon at the interface
between the gate oxide (SiO2) and the silicon substrate (Si). As a charge carriers move
at the SiO2 − Si interface, some are randomly trapped and released introducing "flicker"
noise in the drain current [71]. Beyond this phenomenon, other mechanisms are believed
to generate flicker noise [63]. This type of noise is proportional to 1/f , so it is dominant at
low frequencies, and it is modelled more easily than the thermal noise as a voltage source






where Kf is a process dependent constant, which is bias independent, Cox is the gate
oxide capacitance, W is the transistor channel width, L is the transistor channel length
and the exponent αf can assume values between 0.7 and 1.2 [63]. Note that a cleaner
fabrication process results in power values for Kf . Therefore, for p-channel devices Kf is
lower than for n-channel, and thus, PMOS transistors have less flicker noise than NMOS.
Since flicker noise is well modelled as having a 1/f spectral density, figure 3.13 shows the
power spectrum of flicker and thermal noise. The 1/f noise corner frequency fc can be
obtained by converting the flicker noise voltage (equation (3.17)) to current and equating






Nowadays, the corner frequency in MOS technologies is relatively constant and falls
in the range of tens or hundreds of megahertz [1].
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Figure 3.13: Power spectrum of flicker and thermal noise [79].
3.2 Oscillator Basic Concepts
An oscillator used in a RF transceiver must satisfy two sets of requirements: (i) system
specifications (e.g., the frequency of operation, Q, phase-noise and the "purity" of the
output), and (ii) "interface" specifications (e.g., the drive capability or output swing). In
this section, a few of them will be considered, along with some basic principles and their
role in the overall system.
3.2.1 Barkhausen Stability Criterion
At the core of any oscillator circuit is a loop that causes a positive feedback at a
selected frequency. Figure 3.14 illustrates the generic closed-loop system representation.
The mathematical condition for a circuit to oscillate can be established by combining the















Figure 3.14: Basic oscillator configuration [3].
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Oscillation will occur when the transfer function has a pair of complex conjugate
poles over the imaginary axis. This happens when the denominator is equal to zero
(1±Aβ = 0) and therefore the closed-loop gain will be infinite and the corresponding time
response will be sinusoidal. Analysing the open-loop gain Aβ = 0, it is possible to derive
the conditions that ensure oscillation. The loop gain must be unity (amplitude condition)
and according to the polarity of the feedback network this value may be either −1 or 1
which leads to the phase condition:
|A(jω0)β(jω0)| = 1 (3.20)
arg(A[jω0]β[jω0]) = 2kπ. (3.21)
This is known as the Barkhausen criterion, which presents the necessary conditions
concerning the loop gain for steady-state oscillation with frequency ω0 and k being an
integer including zero. Although the Barkhausen criterion gives the necessary conditions
for stable oscillations, the same is not valid for start-up. For the oscillation to start,
triggered by noise, when the system is switched on, the loop gain must be larger than one,
|A(jω)β(jω)| > 1 [55].
Note that the Barkhausen criterion is only valid for oscillators with a linear behaviour,
such as the LC oscillators, considering they have a quasi-linear behaviour. In our case,
this criterion cannot be applied since the objects of study in this work are based on RC
oscillators, which present a strongly non-linear behaviour.
3.2.2 Quality Factor
Related to the total oscillator phase-noise and usually defined within the context
of second order systems, the quality factor (Q) is the most common figure of merit for
oscillators. However, there are three possible definitions of Q [1]:
1. While it can be defined in many ways, its most fundamental description measures
the ratio of stored vs. lost energy per unit time. Consider that ω can assume the
value of 2π for a sinusoid, while the same is not true for a square wave.
Q =ω
Maximum energy stored in a period
Energy dissipated in a period
. (3.22)
Note that this definition is quite general and does not specify what type of system
is required and which elements store or dissipate energy. However, this general
definition is the only applicable to the case studies of this work, which was not
taken into account because the RC oscillator presents a low Q, being at most one
(since energy is stored on the capacitor in half-period and dissipated in the resistor
on the other half), so it makes no sense to analyse it. In LC oscillators, the Q factor
is Q> 1.
This definition is usually applied to general RLC circuits and relates the maximum
energy stored (in C or L) and the energy dissipated (by R) in a period. Considering
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for instance a RLC series resonant circuit (resonant circuits are widely used when
bandpass characteristics are required for interstage matching or filtering), the en-
ergy is stored in the inductor and the capacitor, and the maximum energy stored in
the inductor and the capacitor is the same. At resonance, the reactances cancel out
leaving just a peak voltage Vrms (root-mean-square voltage) across the loss resistor
R. Thus, Irms = Vrms/R is the maximum current which passes through all elements.







dt = LI2rms. (3.23)



















dt = CV 2rms. (3.26)









2. In 1965, David B. Leeson considered a single resonator network with -3 dB band-
width BW and resonance frequency ω0 [60]. The following expression of Q is
suitable for measuring the performance of filters and can be used in oscillators if
we consider the resonator circuit as second order filter. As an example, the Q of a





In this case, ω0 represents the filter center frequency and BW the filter bandwidth,
which is BW = ω2 − ω1. Frequencies omega1 and omega2 are the frequencies in
which the magnitude response of the filter drops 3 dB relatively to its maximum






Figure 3.15: BPF frequency response and BPF Q factor [79].
TheQ is a parameter that measures the filter sharpness (or selectivity) and as higher
the Q is, the better is the filter. This means that a high-Q BPF can block undesired
signals that are closer to the band of interest, comparing with a low-Q BPF.
3. In the third definition of Q the oscillator considered as a feedback system and
the phase of the open-loop transfer function H(jω) is evaluated at the oscillation
frequency ωosc, which is not necessarily the resonance frequency [26]. In a single
RLC circuit, the oscillation frequency is the resonance frequency, but with coupled














where A is the amplitude and θ is the phase of H(jω). This definition, called open-
loopQ, was proposed in [26], and takes into consideration the amplitude and phase
variations of the open-loop transfer function. This Q definition is often applied to
a single resonator, as shown in figure 3.16. Furthermore, it is also very useful to









Figure 3.16: Definition of Q based on open-loop phase slope: (A) parallel RLC circuit (B)
the phase of the parallel RLC circuit [3].
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3.2.3 Phase-noise
Definition
In modern transceiver applications the most important difference between ideal and
real oscillators is the phase-noise. An ideal oscillator produces a perfectly-periodic output
of the form
x(t) = Acos(ω0t). (3.30)
The zero crossings occur at exact integer multiples of T0 = 2π/ω0. In reality, however,
the noise of the oscillator devices randomly perturbs the zero crossings. To model this
perturbation, we write
x(t) = Acos(ω0t +φn(t)), (3.31)
whereφn(t) is a small random phase quantity that deviates the zero crossings from integer
multiples of T0. Figure 3.17 illustrates the two waveforms in the time domain. The term




Acos (ω t+ϕ (t))n
Figure 3.17: Output waveforms of an ideal and a noisy oscillator [1].
The noise generated at the oscillator output causes random fluctuation of the output
amplitude and phase. This means that the output spectrum has bands around ω0 and its
harmonics (figure 3.18). With the increasing order of the harmonics of ω0 the power in
the sidebands decreases [80].
The noise can be generated either inside the circuit (due to active and passive devices)
or outside (e.g., by power supply). Effects such as non-linearity and periodic variation
of the circuit parameters make it very difficult to predict phase-noise [26]. The noise
causes fluctuations of both amplitude and phase. Since, in practical oscillators there is
an amplitude stabilization scheme, which attenuates amplitude variations, phase-noise
is usually dominant. The oscillator noise can be characterized either in the frequency
domain (phase-noise), or in the time domain (jitter). The first is used by analog and RF








Figure 3.18: Spectrum of oscillator output with phase-noise [3].
There are several ways to quantify the fluctuations of phase and amplitude in oscilla-
tors. They are often characterized in terms of the single sideband noise spectral density
L(ω), expressed in decibels below the carrier per hertz (dBc/Hz). This characterization is





where P (ωm) is the single sideband noise power at a distance of ωm from the carrier (ω0)
in a 1 Hz bandwidth and P (ω0) is the carrier power.
The advantage of this parameter is its ease of measurement. This can be done by using
a spectrum analyser (which is a general-purpose equipment, but will introduce some
errors) or with phase or frequency demodulators with well known properties (which are
dedicated and expensive equipment). Note that the spectral density (equation (3.32))
includes the both phase and amplitude noise, and they cannot be separated. However,
practical oscillators have an amplitude stabilization mechanism, which strongly reduces
the amplitude noise, while the phase-noise is unaffected. Thus, the equation (3.32) is
dominated by the phase-noise and L(ωm) is simply known as phase-noise.
Leeson-Cutler Phase-noise Equation
The semi-empirical model proposed in [60, 81, 82], also known as the Leeson-Cutler
phase-noise model, is based on the assumption that the oscillator is a Linear Time-
Invariant (LTI) system. It predicts the phase-noise behaviour as follows [83]:
L(ωm) = 10log
2FkTPs
1 + [ ω02QLωm
]2(1 + ω1/f 3|ωm|
) , (3.33)
where:
F – empirical parameter, called excess noise factor. A detailed study of this parameter,
which includes non-linear effects for LC oscillators, was done in [84].
k – Boltzmann’s constant;
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T – absolute temperature;
PS – average power dissipated in the resistive part of the tank;
ω0 – oscillation frequency;
QL – effective quality factor of the tank with all the loadings in place (also known as
loaded Q);
ωm – offset from the carrier;
ω1/f 3 – corner frequency between 1/f 3 and 1/f 2 zones of the noise spectrum (repre-
sented in figure 3.19).
The first term 2FkT /Ps represents the noise floor. The second term (ω0/2Qωm)2 refers
to the loaded Q factor. Unloaded Q =Qu = ω0/BW , where BW is the bandwidth. There-
fore, 1/QL = 1/Qu + 1/QE , where QE is dominated by the coupling and the device gain
(gm). Finally, the third term ω1/f 3/ |ωm| refers to phase perturbations and flicker effects.
A different model to predict the oscillator phase-noise was presented in [83]. This is a
Linear Time-Variant (LTV) model, which, according to the authors, gives accurate results
without any empirical or unspecified factor.
In figure 3.19, a typical asymptotic output noise spectrum of an oscillator is shown.
The 1/f noise is not included, assumed to be dominated by the 1/f 2 noise. This model
can be divided into three different regions [80], considering the SSB spectral density:
(1) In the region close to the carrier frequency, with frequencies between ω0 and ω1
there is a -30 dB/decade slope due to the 1/f noise of the active devices.
(2) A region ω1 −ω2 with a -20 dB/decade slope is due to FM of the oscillator by its
white noise sources.
(3) For frequencies far away from the carrier, the noise of the oscillator is due to white-
noise sources from circuits, such as buffers, which are connected to the oscillators,











Figure 3.19: A typical asymptotic noise spectrum at the oscillator output [3].
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Although the Leeson-Cutler Phase-noise Equation is very intuitive and simple to use,
it is difficult to gain insight beyond increase Ps and increase QL. The following equation
is the foundation for the oscillator Figure of Merit (FoM):






Role of Phase-noise in Wireless Communications
The exponential growth of the wireless communications has augmented the demand
for more communication channels. This demand is usually hard to satisfy because the
number of available channels is limited by the receiver’s capability to accurately tune to
a specific channel without being affected by the adjacent interfering channels. As shown
in figure 3.20, an interfering signal can modulate the phase-noise of the LO and generate
an interfering tone at the intermediate frequency. Thereafter, this interfering tone will
be indistinguishable from the desired signal and thus cannot be removed by filtering.
Since the phase-noise of the LO determines the power of this interfering tone, it is of
great practical significance. This phenomenon will limit the immunity against adjacent
interferer signals:
1. In the receiver path we want to downconvert a specific channel located at a certain
distance from the oscillator frequency; due to the oscillator phase-noise, not only
the desired channel is downconverted to an intermediate frequency, but also the
nearby channels or interferers, corrupting the wanted signal (figure 3.21). This
effect is called "reciprocal mixing" [26, 80].
2. In the case of the transmitter path the phase-noise tail of a strong transmitter can
corrupt and overwhelm close weak channels [80] (figure 3.22), As an example, if
a receiver detects a weak signal at ω2, this will be affected by a close transmitter
signal at ω1 with substantial phase-noise.
Figure 3.20: Phase-noise effect on RF systems [24].
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Figure 3.22: Phase-noise effect on the transmitter path [3].
3.2.4 Figure of Merit
Figure of Merit (FoM) is a characteristic that gives an overall perspective of the device,
system or method (in our case the oscillator), relative to its alternatives. Usually used
in literature for benchmark comparison, it takes into account not only the phase-noise
L(f ) but also the power consumption PDC given by PDC = IcoreVDD , and the frequency of
the oscillator f0, as can be seen in equation (3.35). Assuming a 1/f 2-slope of the noise
spectrum as described by the Leeson’s oscillator model [60], the following relation is
reasonable [85]:






where Pref is the reference power of 1 mW and ∆f is the offset from the fundamental
frequency f0.
The minimum phase-noise for the relaxation and ring oscillators is given in equations



















There is also a FoM concerning the layout area (equation (3.38)), where Achip is the
circuit area in mm2 and Aref is a reference area (1mm2) [86, 87].






The FoM of an oscillator provides a qualitative insight on the relations between design
parameters, allowing a designer to further optimize the circuit.
There is another FoM that allows further analysis of the oscillator performance, called
Oscillator Design Efficiency (ODE) [86, 88]. This benchmark compares the phase-noise
with a first order estimation of the best phase-noise case achievable (equation (3.39)).
Although its use in LC oscillators, the ODE has been modified specifically for N -stage
ring oscillators [86], such as the two-integrator oscillator (equation (3.40)).
ODELC = L (f )− 10log
[ kT2PDCQ2 ∆ff0
]2 (3.39)
ODEring = L (f )− 10log






3.3 Single Oscillator Topologies
As the title suggests, in this section the most common single oscillator topologies are
presented, namely the quasi-linear LC and strongly non-linear RC oscillators. Their ad-
vantages and disadvantages are also exposed, as well as a few examples of each topology.
In RC oscillators, the relaxation oscillator and ring oscillator are presented, consider-
ing they are usually realized by RC-active circuits. Quadrature RC oscillators are used
in many modern transceiver architectures, as they can be fully integrated (do not require
external components), have low area (similar to that of a single a single integrated induc-
tor) and low cost, have a wide tuning range (useful to cover several bands), and they are
able to provide quadrature (I/Q) signals with low quadrature error.
The structure and principle of ring oscillator are carefully analysed, since in Chapter
4 several types of this architecture will be applied, along with different stages to generate
multiphases.
3.3.1 LC Oscillator
The LC oscillator is a type of oscillator where a LC (inductor-capacitor) tank circuit
is used to guarantee the phase shift for oscillation, notwithstanding the use of dielectric
resonators, crystals or striplines oscillators as resonator element. This pure reactance
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feedback circuit is also termed as LC resonant circuit or LC tuned circuit, where the
resonance is provided by a parallel LC combination. Although inductors consume a lot of
area when compared to inductorless oscillators, it is a must in RF design to use inductors
because of two primary reasons [1]. They are as follows:
• The resonance of inductors with capacitors allow for higher operational frequency
and lower phase-noise, since Q is normally much higher than one (current is ex-
changed between the capacitor and inductor).
• The inductor sustains a very small DC voltage drop which aids in low supply oper-
ation.
Considering the second-order resonant LC tank quasi-linearity and sustained oscil-
lations, the Barkhausen criterion can be applied, where the oscillation will occur at the
frequency for which the amplitude of the loop gain is one and the phase is zero. The LC
oscillator model is represented in figure 3.23: the transfer function is H(jω) = gm, β(jω)
is the impedance of the parallel RLC circuit and the frequency of oscillation ω0 is the
























Figure 3.23: LC-oscillator behavioural model [3].
At the resonance frequency (ω0) the inductor and capacitor admittances cancel and
the loop again is |H(jω0)β(jω0)| = gmR = 1: the active circuit has a negative resistance,
which compensates the resistance of the parallel RLC circuit. This condition is necessary




In figure 3.24, a typical LC oscillator, used in RF transceivers, is shown. This is known
as LC oscillator with LC-tank, and it is also called differential CMOS LC oscillator, or
negative gm oscillator. The inductors provide a DC bias voltage to the transistor gates and
drains ensuring they are in saturation. The cross-coupled NMOS transistors (M) generate






Figure 3.24: CMOS LC oscillator with LC tank [3].
In figure 3.25, the small-signal model of the differential pair is shown. Since the
circuit is symmetric, the controlled sources have the currents shown in figure 3.25 and







Thus, the differential pair realizes a negative resistance (figure 3.25) that compensates
















Figure 3.25: Equivalent resistance of the differential pair [3].
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Despite its good phase-noise characteristics and its ease of implementation, the LC
oscillator presents some drawbacks. First, it has low frequency tuning capability since
the feedback network parameters are fixed (ω0 = 1/
√
LC). Moreover, the integration
in CMOS technology would require large area consumption, which as we know is not
desirable. Finally, modern receivers require quadrature outputs, which this oscillator
alone is not able to provide. The solution lies in coupling an additional oscillator, which
will increase even more the area used as well as it will degrade the frequency response
due to the additional parasitic capacitances.
3.3.2 RC Oscillator
There has been a major interest in the latest years over the study and design of RC
oscillators. RC oscillators, such as ring and relaxation oscillators, are especially known
for their ease of integration and large tuning ranges. Besides they occupy far less area
than a LC oscillator, the main difference is that now the feedback network is formed
by a capacitor and a resistor, and that is the reason why RC oscillator presents lower
Q. Furthermore, RC oscillators are normally much noisier than LC oscillators, given a
certain power budget. Nevertheless, the main advantage of RC oscillators is that only
resistors and capacitors are used together with the active devices.
The capacitor is used to convert the DC current into voltage (as shown in equation
(3.45)) and the resistor is used for biasing. In this subsection, the two most common
RC oscillator topologies are highlighted: the relaxation oscillator and the ring oscillator.
Generally, beyond the performance of ring oscillator is better than relaxation oscillators,






i(τ)dτ + v(t0). (3.45)
Relaxation Oscillator
One of the most used high frequency oscillators is the relaxation or first-order RC
oscillator (since its behaviour can be described in terms of first order transients) [10,
89], mainly in applications with relaxed phase-noise requirements [11], typically part
of a Phase-Locked Loop (PLL). Relaxation oscillators do not require inductors and can
be implemented in a standard low-cost technology, without RF options. A circuit level
implementation is represented in figure 3.26. It operates by alternately charging and
discharging the capacitor between two threshold voltage levels that are set internally.
Since this is not a linear oscillator, the oscillation frequency cannot be determined by the
Barkhausen criterion.
In a first-order analysis, the relaxation oscillator frequency depends only on resistor







which makes it suitable to guarantee the wanted oscillation frequency. At these high
frequencies the oscillation is approximately sinusoidal [90]. The amplitude is dependent
on the current (I) and R. The circuit only oscillates if the I is high enough to make the







Figure 3.26: A conventional relaxation oscillator [3].
An advantage emerges when designing this type of oscillator in CMOS technology.
The capacitor can be achieved just by the presence of the MOS parasitic capacitances thus
reducing the area required for implementation.
Quadrature relaxation oscillators are often needed for receiver architectures since
they can be fully integrated (because they do not have inductors), consequently have low
area, have higher tuning range (useful to cover several bands) and are able to provide
I/Q signals with low quadrature error. However, these oscillators have not been popular
in RF design because they present poor phase-noise, and have noisy activate and passive
devices [3, 92].
Ring Oscillator
The ring oscillator at RF has raised interest among CMOS IC designers because it is
simple, fast and readily yields output phases in quadrature. A ring oscillator is realized
by placing an odd number of open-loop inverting amplifiers in a feedback loop for peri-
odic variation of the stage voltages (figure 3.33). The simplest type of amplifier that can
be used is a simple digital inverter, as shown in figure 3.27(A). The oscillation frequency
is determined by the number of the delay stages and the average propagation delay of the
delay stages of the oscillator:
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f0 =
1
N (tP LH + tPHL)
, (3.47)
assuming the inverters are identical and N is the number (odd) of inverters in the ring
oscillator. The sum of the low-to-high (LH) and high-to-low (HL) delays is used to cal-
culate the period of the oscillation because each inverter switches twice during a single
oscillation period. Thus, the switching behaviour of the inverter can be generalized by ex-
amining the parasitic capacitances and resistances associated with the inverter. Consider
the inverter shown in figure 3.27 with his equivalent digital model. When Vin is high and
equal to VDD , the NMOS (M1) transistor is on, while the PMOS (M2) is off. A direct path
exists between Vout and the ground node, resulting in a steady-state value of 0 V. On the
other hand, when the input voltage is low (0 V), M1 and M2 are off and on, respectively.
This yields to a high output voltage and to conclude that the gate clearly functions as an




(Cox1 +Cox2) = Cinn +Cinp. (3.48)
The effective output capacitance of the inverter is simply































Figure 3.27: CMOS inverter switching characteristics using the digital model: (A) CMOS
inverter circuit (B) Switch models of CMOS inverter.
The intrinsic propagation delays of the inverter are
tP LH = 0.7Rp2Cout (3.50)
tPHL = 0.7Rn1Cout . (3.51)
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The propagation delays for an inverter driving a capacitance load are
tP LH = 0.7Rp2Ctot = 0.7Rp2(Cout +CL) (3.52)
tPHL = 0.7Rn1Ctot = 0.7Rn1(Cout +CL). (3.53)
where Ctot is the total capacitance on the output of the inverter, that is, the sum of the
output capacitance of the inverter, any capacitance of interconnecting lines and the input
capacitance of the following gate(s).
When identical inverters are used, the capacitance on the inverter’s input/output is
the sum of an inverter’s input capacitance with the inverter’s output capacitance:









The delay is then calculated using
tP LH + tPHL = 0.7(Rp +Rn)Ctot . (3.55)
Concerning the dynamic power dissipation, consider the CMOS inverter driving a
capacitance load shown in figure 3.28. Each time the inverter changes states, it must
either supply a charge to Ctot or sink the charge stores on Ctot to ground. If a square pulse
is applied to the input of the inverter with a period T and frequency fclk , the average
amount of current that the inverter must pull from VDD , recalling that current is being








The average dynamic power dissipated by the inverter is








Notice that the power dissipation is a function of the clock frequency, voltage power
supply and load capacitance. A great deal of effort is put into reducing the power dissi-
pation in CMOS circuits. One of the major advantages of dynamic logic is its low power
dissipation.
Although it is not the case, the N -stage ring oscillator can theoretically produce ideal
sinusoidal waveforms. In this case the oscillator works completely in linear mode. On
the other hand, when all transconductors have the limiting transfer characteristic defined
in equation (3.58), and the output voltage is much larger than Vlim, the oscillator works
in strongly non-linear mode. In this mode the transconductors in the oscillator are fully
switching and deliver −Ilim or Ilim with a 50% duty-cycle.
Iout(Vin) =

Ilim = gmVlim, if Vin ≥ Vlim,
gmVin, if −Vlim < Vin < Vlim,
−Ilim = −gmVlim, if Vin ≤ −Vlim.
(3.58)
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Figure 3.28: Dynamic power dissipation of the CMOS inverter: (A) Inverter standard
block diagram (B) Dynamic power dissipation process [93].
In the case of static inverter oscillator, a large voltage gain exists when the input of
each static inverter stage of the ring oscillator falls into the transition region of the voltage-
transfer characteristic curve of the inverter, i.e, VIL ≤ Vin ≤ VIH , as shown in figure 3.29.
To find the voltage gain expression in this region, a small-signal analysis of the inverter



























Figure 3.30: Small-signal model of the CMOS inverter [69].
Since vin = −vsg2, it is possible to simplify the small-signal circuit as follows:
Figure 3.31: Simplified small-signal model of the CMOS inverter [69].




= −(gm1 + gm2)(rds1//rds2), (3.59)
where gm1 and gm2 are the transconductances of NMOS and PMOS transistors, respec-
tively, and rds1 and rds2 are the output resistors of NMOS and PMOS transistors, respec-
tively. Considering gds = 1/rds and the high-frequency small-signal model (figure 3.32),
the voltage gain in this case is given by
Av(s) =
−gm1 − gm2 + sCgd1
gds1 + gds2 + s(Cgd1 +Cdb1 +Cgd2 +Cdb2 +CL)
. (3.60)
Figure 3.32: High-frequency small-signal model of the CMOS inverter.
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Cgd1 +Cdb1 +Cgd2 +Cdb2 +CL
. (3.61)
Finally, the inverter output impedance is given by




Alternatively, the oscillation frequency can be determined by looking at the open-loop
transfer of the RC oscillator, calculating the gain and phase characteristics, and seeing at
which frequency the oscillation conditions are met. This linear analysis can accurately
predict the actual oscillation frequency if the oscillator works in the linear region. For
oscillators with active devices working in the moderate or strongly non-linear region,
linear analysis will predict a higher oscillation frequency than the actual (large signal)
oscillation frequency. Nevertheless, linear analysis is a convenient starting point and
provides insight into the basic parameters determining the frequency [55].
Once the frequency of an oscillator is determined, the tuning possibilities can be
determined by investigating the oscillator components that determine the oscillation fre-
quency. For the ideal N -stage ring oscillator, capacitive and resistive tuning can be used
to vary the oscillation frequency. Theoretically, variation of C and R are both completely
equivalent tuning methods; the stage delay in the ring oscillator is varied. However,
variation of C is less common compared to resistive tuning [86].
N delay stages
Figure 3.33: Ring oscillator with N delay stages [95].
The minimum number of stages for a ring oscillator is two or three if single-ended
inverter gates are used. An example of a two-stage ring oscillator is the two-integrator
oscillator. Like any even-stage ring oscillator, a two-stage ring oscillator provides quadra-
ture signals. Unfortunately, quadrature outputs require a ring with an even number of
stages, which has a stable, static operating point (also called "latch-up") and does not os-
cillate. For the single-ended ring oscillator, an odd number of stages is required to avoid
latch-up (figure 3.33). On the other hand, the differential implementation can utilize an
even number of stages by simply configuring one stage such that it does not invert, (e.g.,
swapping the feedback lines).
A behavioural model of a minimum of N ≥ 3 stages ring oscillator is shown in figure
3.34. The resistor in the RC-network in each stage is noiseless in this ideal model and due
to its presence, the phase shift in each stage will always be less than -90°. At least three
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phases are provided by this ring oscillator, and in the case of perfect matching, the phase
relation of the output signals is correct-by-construction. For an even number of stages,
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Figure 3.34: Linear model of an ideal N -stage (N ≥ 3) ring oscillator [96].
Another commonly debated question concerns the optimum number of inverter stages
in a ring oscillator to achieve the best jitter and phase-noise for a given f0 and P . Accord-
ing to equation (3.63), for single-ended oscillators, the phase-noise and jitter in 1/f 2
region are not strong functions of the number of stages for single-ended CMOS ring os-
cillators. However, if the symmetry criteria are not well satisfied, and/or the process
has large 1/f noise, the equation (3.64) predicts that a larger N will reduce the jitter. In
general, the choice of the number of stages must be made on the basis of several design
criteria, such as 1/f noise effect, the desired maximum frequency of oscillation, and the











where η is a proportionality constant (typically close to 1), k is the Boltzmann’s constant, T
is the absolute temperature, P is the total power dissipation and Vchar is the characteristic
voltage of the device.











where fr and ff are the maximum slop during the rising and falling edge, respectively. As
a special case, if the rise and fall times are symmetric, A = 1.
One significant advantage of the ring oscillator topology is that it needs only compact
transistors and resistors and no bulky inductors as required for the analogue amplifier
based approaches. However, due to the minimum number of three stages, the correspond-
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implying that the speed is determined by the parasitics of at least three transistors. Thus,
the maximum oscillation frequency of ring oscillators is typically lower than the fre-
quency achievable with the analogue amplifier based topologies [43].
At high frequencies, ring oscillators are preferred to relaxation oscillators in practice
due to their simplicity, equal or better noise properties and their multiphase character.
They are also very compact and easy to integrate, compared to on-chip LC oscillators.
Furthermore, ring oscillators have wide tuning range and relatively power efficient, and
it is easy to get multiphase output. However, as is often true in engineering, the simplest
circuits bundle so many non-linear effects that they are quite difficult to analyse. Ring
oscillators have poor frequency stability, low Q, poor phase-noise, its performance is
vulnerable to PVT variations and extremely high frequencies are difficult to achieve [58].
Due to their integrated nature, ring oscillators have become an essential building
block in many digital and communication systems. In many applications, it is necessary
to control the frequency of the oscillator. An example of such a circuit is the VCO, whose
oscillation frequency is a function (typically non-linear) of a control voltage [61]. Ring
oscillators are used as a VCOs in applications such as clock recovery circuits for serial
data communications [98, 99], disk-drive read channels [100], on-chip clock distribution
[101], and integrated frequency synthesizers [102, 103].
Several ring oscillators structures have been proposed so far [19–30]. In this work, we
present an architecture, which refines and extends a previously published model [22] to












Recently, a large amount of efforts has been dedicated in the analysis and design of
multiphase generators. Considerable attention has currently been devoted to oscillator
topologies generating multiphase signals in quadrature or multiphase signals in general.
This interest is driven by several applications. For instance, the availability of I/Q LO ref-
erences is essential for the implementation of fully integrated image-reject receivers [104].
In frequency synthesizers, fractional-N dividers [98] and frequency multipliers based on
edge combination [105] require multiphase clock. Moreover, multiphase sampling clock
can be used in high-speed samplers in order to reduce the maximum clock frequency.
All these applications typically require accurate phase delay among the outputs. In
fractional-N PLLs employing multiphase oscillators, phase errors between the phases
raise the fractional spurs at the output [16]; in image-reject receivers, phase inaccuracy
between the I/Q references limits the image rejection [106].
Multiphase clock generation has two important features: the frequency and the res-
olution. By resolution we mean the lowest time interval between two phases of the
multiphase oscillator output. High frequencies with a high resolution are often required
in multiphase clocks. The inverter ring oscillators are usually used to produce such a
clock generator. The main drawback we face with inverter rings for implementing multi-
phase clocks is the exponential frequency drop with respect to the number of phases. In
inverter ring oscillators, the frequency is only determined by the number of stages and
the stage delay. Moreover, their resolution is limited to the stage delay and the only way
to obtain more output phases is to add more stages, which decrease the maximum fre-
quency and do not improve the resolution. Consequently, inverter ring oscillators cannot
be used in applications requiring high resolution or high-speed multiphase clocks [107].
Furthermore, ring oscillators suffer from a strong phase-noise/power tradeoff.
After introducing the concept of producing multiphases through ring oscillators, the
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closed-loop and open-loop approaches are presented, along with the SR architecture.
4.1 Closed-loop Approaches
All the conventional quadrature generating circuits reviewed have open-loop archi-
tectures, in which the errors are propagated to the output. In this section, the closed-loop
architectures are presented, which have better quadrature, namely the two-integrator
oscillator. This oscillator is very interesting because it can have either linear or non-linear
behaviour. Finally, the coupled LC and RC oscillators will be analysed.
4.1.1 Two-Integrator Oscillator
Integrated wireless systems capable of operating with different frequency bands and
different telecommunications standards are of great interest. In this subsection, the two-
integrator oscillator is presented. Unlike the previous LC and relaxation oscillators, it
generates quadrature outputs without the need of a coupling circuit, but as a result it
only works with quadrature outputs.
Basically, the two-integrator oscillator consists in a two-stage ring oscillator [108]
and like any even stage (N = 2,4, etc.) ring oscillator, a two-stage ring oscillator pro-
vides quadrature signals. However, although the operating is similar to RC oscillators,
the structure is different: the memory block (Schmitt-trigger) is substituted by another
integrator.
At a high level model the two-integrator oscillator can be seen as two stages, each
with an ideal integrator and an amplifier. These two stages are in cascade, and the output
of the second stage is inverted and fed back to the first stage, as shown in figure 4.1.







Figure 4.1: High level study of two-integrator oscillator [109].
Concerning the circuit level (figure 4.2), each integrator is implemented by a differen-
tial pair (transistors M) acting as a current buffer and a capacitor (C), whose impedance
1/jωC allows the integrator to produce a phase shift of −90°. The oscillator frequency is
controlled by Itune. The signal inversion made by the cross wired connection between the
two stages produces an extra phase shift of −180°, which guarantees that the oscillator
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only works with quadrature outputs. There is an additional differential pair (transis-
tors Mr) with cross-coupled outputs used for loss compensation due to R to make the
oscillation possible (a negative resistance is created in parallel with C) and amplitude























Figure 4.2: Two-integrator oscillator implementation [3].
For the oscillator to have a non-linear behaviour, the differential pair composed of
transistors Mr must be in the saturation region. When increasing the current Ilevel , the
transconductance gm = 2ID /VDSsat also increases, making the slope steeper and saturating
the outputs more easily (equation (4.1)). In the saturation state, the output will form a
square wave depending on the value of the input signal (if it is positive or negative). Then,
the square wave is integrated, resulting in a triangular wave.
Transistors M that compose the differential pair determines in which way the current
flows through the capacitor, depending on the voltage at its terminals. These transistors
will change their operating regions, according to the signal at the gate. In theory both
transistors work as a switch, when one is open the other is closed, so all the current flows
through the latter one. In practice both transistors are conducting, as shown in figure 4.3,
but there is more current in one of them.
Since the current is constantly changing, the capacitor is charging in different direc-
tions repeatedly thus producing the oscillation frequency, given by equation (4.2). The
differential pair constituted by transistors Mr has the same behaviour delivering −Ilim
and Ilim with a 50% duty-cycle. In this case, the amplitude is Vout = RIlevel .
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Iout(Vin) =

Ilim = gmVlim, if Vin ≥ Vlim,
gmVin, if −Vlim < Vin < Vlim,
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Figure 4.3: Current flow in the two-integrator oscillator circuit [109].
When the current Ilevel reaches a certain value, the differential pair independently of
the input will always saturate. This behaviour is close to the one of a Schmitt-trigger, so it
is possible to introduce a saturated amplifier in the high level model and thus obtaining
the structure shown in figure 4.4. The outputs of each integrator determine the input
signal of the other integrator. The waveforms are square at the amplifier outut and
triangular at the integrator output, as well as in relaxation oscillators.
1
1 1 2 2
ʃ ʃ
-
Figure 4.4: Two-integrator oscillator high level model with non-linear behaviour [109].
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To obtain a perfect square wave at the amplifier an infinite number of harmonics is
mandatory. This generation of unwanted harmonics causes a degradation of phase-noise.
Thus, to achieve the best performance, the two-integrator oscillator should have a quasi-
linear behaviour. In this behaviour both the differential pairs operate in the linear region,
producing sinusoidal outputs. The amplifier can be replaced in the high level model by a
soft-limiter, as shown in figure 4.5.
-
ʃ ʃ------ ------
Figure 4.5: Two-integrator oscillator high level model with linear behaviour [109].
The resistor is used to obtain a current on the circuit and limit the amplitude signal.
However, it also introduces noise and creates an unwanted real part on the poles. To
compensate that, a differential pair of transistors Mr is employed [3, 86] from figure
4.3. Through the small-signal model (figure 4.6), it is possible to collect the equivalent
impedance of the differential pair given by equation (4.3). The cross wire cancels the
real part of the poles, to theoretically obtain only the imaginary part. To compensate the
real part, we can increase the current Ilevel to consequently augment the gm. If a over-
compensation occurs, the oscillator will have a non-linear behaviour. On the other hand,
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Figure 4.7 illustrates a transconductance change due to a continuous variation of
Transistor Tr vgs. This transconductance is equivalent to a slope, since gm = ∂id/∂vgs. As
mentioned before, the role of gm is to cancel the real part caused by the resistors, since
their value is always changing. Therefore, the poles will always be between the stable and
unstable region. This is one of the noise source that contributes to the oscillator phase-
noise, since in practice it is impossible to obtain a constant frequency at the output.
A practical approach of the two-integrator oscillator in linear operation is represented
in figure 4.8. The resistors Req model not only all the resistors in one stage, but also
possible losses in the circuit.
di
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Figure 4.8: Two-integrator oscillator linear model [109].
From the model in figure 4.8, it is possible to obtain the oscillator frequency using the
loop gain of the oscillator. Assuming that the real part is cancelled (R = 1/gmreq), the loop







Since the gain has to be one for oscillation and to satisfy the amplitude condition





This is the reason why the two-integrator oscillator has a wide tuning range, since
with a simple manipulation of the Itune current value, the transconductance gm can be
changed, allowing a sweep over a large range of frequencies.
Considering the current in the differential pair is equal to the source current, the
oscillator amplitude is given by Vout = RIlevel . When working with a non-linear behaviour,
we will have the maximum output amplitude possible. In the linear behaviour, the
amplitude is limited by the slope of the amplifier. To achieve a optimum point, the
current Ilevel must be close to saturation [86]. However, this brings some disadvantages:
the power consumption increases, the FoM worsens and there is a risk of entering into
the non-linear region.
4.1.2 Coupled Oscillators
In this subsection two different types of coupled oscillators are introduced. First,
the coupled LC oscillator, followed by the coupled RC oscillator. The idea is simple:
obtain quadrature outputs by connecting two symmetrical oscillators. In the case of the
coupled LC oscillator [13, 110], this can be done introducing two differential pairs acting
as soft-limiters [3]. Figure 4.9 shows the coupled version of the LC oscillator circuit. A
cross coupled connection to give a −180° phase shift is also needed to fulfil the negative
feedback loop phase condition of the Barkhausen stability criterion.
While the gates of transistors Mc connect to the outputs of a singular LC, the drains
connect to the outputs of the other oscillator. When one pair senses the voltage variation
at the gate, it varies the current injected in the other oscillator. The oscillation frequency
will be synchronized in both oscillators and the outputs will have a phase shift of 90°.
Although single LC oscillator presents low phase-noise, when coupled they demon-
strate some phase-noise degradation [111–113]. Moreover, there is the difficulty of imple-
menting them with a low voltage supply and the large area the circuit occupies. To give
a perspective of how significant is the circuit area, a RC oscillator can occupy the same
layout area as an inductor.
LC oscillators need a strong coupling to synchronize both outputs with a phase dif-
ference of 90°. To increase the coupling, the gates size of coupling transistors should be
increased. However, the parasitics on those transistors will increase and consequently,
the oscillation frequency decreases, degrading the phase-noise. This drawback enables
coupled LC oscillators to have a similar phase-noise performance to that of coupled RC
oscillators [3].
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Figure 4.9: Coupled LC oscillator circuit [109].
In the coupled RC oscillator, the connection is made using a soft-limiter at the output
of the integrator and increasing its gain a square wave signal is obtained at the output.
Unlike the Schmitt-trigger that only changes when a threshold is reached, the soft-limiter
saturates when the triangular wave goes above zero. Therefore, we obtain a square wave
with a 90° difference from Schmitt-trigger output.
Figure 4.10 shows a high level block diagram of the coupled RC oscillator. The output
of the soft-limiter is used to synchronize the other RC oscillator. Its square signal is
added to the triangular output signal of the other integrator and then the resulting signal
is processed by the Schmitt-trigger, creating a feedback structure. This way both outputs
have always a 90° phase shift and the same frequency.
The resulting wave of the signal addition assumes an important part on the overall
noise. This signal has a steeper slope and defines each oscillator state transitions, which
means the switching times are less sensitive to noise [3]. As previously mentioned, the
higher the gain of the soft-limiter, the more square the output becomes and thus, increases
the slope, making the oscillator less sensitive to noise.
At circuit level the soft-limiter is implemented by a differential pair, as shown in figure
4.11. This coupling method has the same features as the one presented on LC oscillators,
but in this case the gates are connected to the capacitor terminals. When the voltage at
the gate varies, the current on the other oscillator also changes. To demonstrate how it
influences the output amplitude, an oscillator will be analysed when transistor M1 is off
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and M2 is on. Although in single LC oscillator the transistor M1 has a voltage equal to
VDD and the transistor M2 branch has a voltage of VDD − 4RI , in the coupled version the































Figure 4.11: Coupled RC oscillator circuit [109].
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When coupling two symmetrical oscillators, one of the new differential pairs must
be cross coupled to guarantee the synchronization of both oscillators and, if in the quasi-
linear behaviour, maintain the Barkhausen conditions. Coupling will also introduce a few
changes in the single RC oscillator performance. It brings new noise sources due to the
new active elements, but the advantages it provides are more significant. The phase-noise
improves, notwithstanding the frequency reduction.
The decrease of the voltage supply combines with the need of using low power circuits.
From equation (4.6), it is possible to deduce how troublesome is to implement coupled os-
cillators, since introducing the new differential pairs demand the best of care concerning
the voltage supply. New coupling techniques have been developed to solve this problem:
instead of using a current and a differential pair, the coupling is made using capacitors,
which reduces not only the power consumption, but also some noise sources.
In recent years, coupled RC oscillators have become a subject of many studies due to
their good performance, low area and quadrature outputs. Coupled LC oscillators have
the same performance as RC ones but occupy a larger area. The goal is to attain a single
chip transceiver and this oscillator type combined with CMOS technology allows that.
Many RC architectures have been developed and some are being restudied in order to
reduce power consumption, improve phase-noise and increase tuning frequency.
4.2 Open-loop Approaches
In modern transceivers, accurate quadrature is required for modulation, demodu-
lation and for image rejection. The common methods of generating In-phase (I) and
Quadrature (Q) signals with a phase difference of 90° employ open-loop structures [1]
which are reviewed in this section. This requirement raises an important matter on mis-
matches because the error rate in detecting the baseband signal increases [1, 3]. The
oscillator assumes a critical role on quadrature outputs, because of the required low
quadrature error.
The best known approach RC-CR network is shown, followed by other techniques
that can be found in the literature, such as the frequency division, among others. Finally,
the SR concept used throughout this work is introduced.
4.2.1 RC All-pass Filter
The RC all-pass phase shifter consists of a pair of RC networks and differential am-
plifiers with component values chosen to yield a transfer function that has constant mag-
nitude for all frequencies, i.e., an all-pass response. Figure 4.12 is an example of an
RC all-pass phase shifter. The relative RC time constants between the two networks are
designed in such a manner that the phase difference between their output signals is 90°
at the center frequency [114]. Second and higher order RC networks (figure 4.12) are
usually employed to achieve this 90° phase shift over a broader range of frequencies. An
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interesting property of these networks is that most of the design parameters depend on
ratios between component values as opposed to their absolute values [115]. This makes
them less sensitive to process variations, albeit the centre frequency still shifts with any
change in component value. While the broadband performance of RC all-pass filters is a
definite plus, they are particularly large and complicated to design [114].
Figure 4.12: RC all-pass phase shifter diagram [116].
RC-CR Network
The RC-CR network [117–119] is the simplest technique in which the input signal is
shifted by +45° in the CR branch and by −45° in the RC branch (figure 4.13. The two
outputs are in quadrature (90°) for all frequencies which is desirable, but the amplitudes
are not constant, since they are only equal at the cutoff/pole frequency ω =ωpole = 1/RC
[2]. Therefore, the phase difference between the two outputs is not sensitive to process
variations but the amplitude match certainly is. The design procedure is simply to set the
pole frequency to the carrier frequency. However, if the value of either R or C changes
(with temperature and with process), so does the frequency at which there are quadrature
signals with equal amplitude [1]. Much effort has been made to minimize this problem by
using limiter stages based on differential pairs (e.g., differential amplifiers) [1] or using
variable gain amplifiers [2] to achieve an amplitude match over a wide frequency range,
but several stages need to be cascaded which consumes a lot of DC power, diminishing
the main advantage of RC-CR networks [117, 120].
The phase shift of Vout1 is zero at DC and by increasing the frequency decreases
asymptotically to −90°. The phase shift of Vout2 is +90° at DC and decreases with the
frequency towards 0°. The phase shift of each branch changes with the frequency, but the
phase difference of two outputs is always 90°. This approach provides a good quadrature
relationship, but the amplitude of the outputs changes significantly with the frequency.
The I and Q branches have, respectively, a low-pass and a high-pass characteristic. On
the other hand, at the pole frequency there is a 3 dB attenuation, which is a significant
loss. Moreover, this network generates thermal noise, which cannot be ignored.
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In the circuit of figure 4.13, the mismatch of resistors and capacitors originates a
deviation θ from the 90° phase difference. Assuming relative mismatches α for the
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For typical values α = β = 10%, equation (4.11) gives 5.73° worst-case quadrature
error.
Figure 4.13: RC-CR circuit as a quadrature generator [116].
As depicted in figure 4.13, the circuit is entirely passive and therefore consumes zero
DC power, a definite plus in portable low-power applications. Nevertheless careful circuit
and device layout techniques, such as common-centroid layout for example, are available
to reduce component mismatch and tolerances for satisfactory model-to-hardware corre-




4.2.2 RC Polyphase Filter
An RC-CR network with two or more stages is known as a polyphase filter [121–125].
A single RC-CR stage provides (without mismatches) an amplitude error below 0.2 dB
over a 10% bandwidth. A properly designed 2-stage RC-CR network can give the same
gain error with a higher bandwidth. We can use more stages in order to cover the required
bandwidth. However, a polyphase filter has significant attenuation and high noise [2].
The RC polyphase filter is a symmetric RC network with inputs and outputs con-
nected in relative phases, as shown in figure 4.14 [122]. Each RC (CR) branch leads to a
−45°(+45°) phase shift at the cut-off frequency of 1/RC. Therefore, the differential inputs
are shifted ±45° towards each other at this cut-off frequency and combines at the outputs
(with 0 dB gain) to form the differential quadrature signals.
The RC polyphase network can be viewed as low-pass (RC) and high-pass (CR) fil-
ter sections connected together at the outputs, with their low and high pass frequency
responses combining together for an overall all-pass response. Thus, in contrast to the
RC-CR network, a 90º phase difference only appears at the cut-off frequency 1/RC while
the amplitudes are matched irrespective of frequency. A result of this is that the phase
difference is now sensitive to process variations and the frequency at which quadrature
signals exist will shift if the value of R or C changes. Most efforts to counter this prob-
lem have focused on cascading several stagger-tuned stages of the polyphase filter whose
cut-off frequencies are logarithmically spaced out for a wideband equiripple response
[122–125]. Doing so gives rise to a large footprint and possibly substantial signal loss as
each stage loads the previous one. Careful circuit and device layout techniques, such as
common-centroid layout for example, may nonetheless by used to reduce component mis-
match and tolerances for satisfactory predictability. Furthermore, an additional design
cycle may be employed to adjust the performance if possible.
Figure 4.14: RC polyphase network as a symmetric RC network [116].
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4.2.3 Frequency Divide-by-two Circuits
Frequency Divide-by-Two Circuitss (DTCs) [126–128] is a simple technique to gen-
erate quadrature carriers in which two latches are cascaded in a negative feedback loop
to form a master-slave Flip-Flop (FF) with each stage exhibiting a 90° phase shift for the
required loop total of 180°, as shown in figure 4.15. Thus, the master-slave FF is used
to divide by two the frequency of a signal with double of the desired frequency. If the
inputs are precisely complementary and the two latches match perfectly (with Vin having
50% duty-cycle), then the outputs of the latches are in quadrature [1].
In practice, device mismatches result in phase imbalances and additional imbalances
occur as the input differential signals are not exactly 180° out of phase especially at high
frequencies. Despite efforts for overcoming these problems to generate an accurate 90°
phase shift, the latches usually consume a significant amount of DC power. In addition,
generating an oscillator signal at twice the frequency could entail more DC power or
might be impractical altogether if the desired LO frequency is very high, for example 60
GHz [1].
The use of a carrier with twice the desired frequency has two main disadvantages:
there is an increase in the power consumption and the maximum achievable frequency
is reduced. Mismatches in the signal paths through the latches and deviations of the
input duty-cycle from 50% contribute to the phase error. To reduce the quadrature error,
two dividers can be used, but this requires an input signal with four times the required
frequency [2].
Figure 4.15: Quadrature generation using a divide-by-two circuit [116].
4.2.4 Shift Register
Normally based on logic circuits, one of the major challenges in digital electronics is
manipulate data providing a means to store and access binary data. Shift Registers (SRs)
are a type of sequential logic circuit (figure 4.16) that can be used to store or transfer data
in the form of binary numbers [129]. Unlike combinational logic, this sequential logic
is not only affected by present inputs, but also by prior history. SR produces a discrete
delay of a digital signal or waveform. A waveform is synchronized to a clock, a repeating
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Figure 4.16: Classification of logic circuits based on their temporal behaviour [66].
Bistable circuits have, as their name implies, two stable states or operating modes
and will remain in either state unless perturbed to the opposite state. On the other hand,
monostable circuits have only one stable operating point, and even if they are temporarily
perturbed to the opposite state, they will return to the single stable state. Finally, astable
circuits have no stable operating point which the circuit can preserve for a certain time
period, and oscillate between several states. The ring oscillator examined in subsection
3.3.2 is a typical example of an astable regenerative circuit.
Among these three main groups of regenerative circuit types, the bistable circuits are
by far the most widely used and the most important class. All basic latch and FF circuits,
registers and memory elements used in digital systems fall into this category.
In the following, SR consists of several FFs connected in a chain so that the output
from one FF becomes the input of the next FF. Most of the registers possess no character-
istic internal sequence of states. Every FF is driven by a common clock, and all are set or
reset simultaneously.
The fundamental single-bit memory element of digital electronics is called a FF. It
is a storage circuit that changes states on the rising and falling edge of a clock signal.
Most FFs in CMOS IC design are based on cross-coupled inverters. It differs from a latch
in that it has a control signal (clock) input and stores the input state and outputs the
stored state only in response to the clock signal (synchronous, unlike latch which output
only changes as soon as the input changes [asynchronous]). If a FF accepts its inputs at
low to high (high to low) transition, it is a positive-edge (negative-edge) triggered. FFs
are often said to be edge-triggered because it is the edge of the clock signal that triggers
the FF. When used in clock-driven computer circuits, edge-triggering is an important
characteristic since it helps circuit designers maintain better control over the timing in
circuits that contain hundreds or perhaps thousands of FFs. By connecting several FFs
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together, they may store data that can represent the state of a sequencer, the value of a
counter, an American Standard Code for Information Interchange (ASCII) character in
a computer’s memory or any other piece of information. A set of N FFs can store any
binary number in the range 0 to (2N −1) or −(2N−1) to +(2N−1 −1), depending on whether
we choose to represent the number as unsigned or signed.
An important timing value for a FF is the propagation delay tP (see subsection 3.1.1
for more details), which is the time a FF takes to change its output after the clock edge.
The time for a low to high transition tP LH is sometimes different from the time for a low
to hgh transition tPHL. Therefore, when cascading FFs which share the same clock (as in a
SR), it is relevant to ensure that the tP of a preceding FF is longer than the hold time (tH )
of the following FF, so data present at the input of the succeeding FF is properly "shifted
in" following the active edge of the clock. This relationship between tP and tH is normally
guaranteed if FFs are physically identical. Furthermore, for correct operation, it is easy
to verify that the clock period has to be greater than the sum tSU + tH , where tSU is called
the setup time.
Also known as a data or delay FF, D-FF, which truth table is shown in table 4.1, is
not only one of the most commonly used FFs, but also the simplest storage device as it
takes the state of D input at the moment of a positive edge at the clock (or negative if
the clock is active low) and delays it by one clock cycle and subsequent changes on the D
input will be ignored until the next clock event. Figure 4.17 shows the timing diagram of
a positive edge-triggered D-FF. The unknown state of Q before the first rising clock edge
is indicated by the pair of lines at both low and high levels.










Figure 4.17: Latch and flip-flop timing diagrams [131].
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The number of clock pulses required to shift all bits of a register completely in or
completely out of the register is equal to the number of FFs in the register. SRs allow such
data transfers and are capable of storing a N -bit word due to the N number of FFs they
incorporate. The stages in a SR are delay stages, typically D-FF or type JK FFs. Generally,
SRs operate in one of four different modes (figure 4.18) with the basic movement of data
through a SR being:
1. Serial-Input to Parallel-Output (SIPO) – the register is loaded with serial data,
one bit at a time, with the stored data being available at the output in parallel form.
2. Serial-Input to Serial-Output (SISO) – the data is shifted serially "IN" and "OUT"
of the register, one bit at a time in either a left or right direction under clock control.
3. Parallel-Input to Serial-Output (PISO) – the parallel data is loaded into the regis-
ter simultaneously and is shifted out of the register serially one bit at a time under
clock control.
4. Parallel-Input to Parallel-Output (PIPO) – the parallel data is loaded simultane-
ously into the register and transferred together to their respective outputs by the
same clock pulse.
Figure 4.18: Shift register data movement [132].
Serial-In means the device reads in the data bit by bit, and Parallel-Out means all the
output bits are presented simultaneously. Moreover, the directional movement of the data
through a SR can be either to the left, (left shifting) to the right, (right shifting) left-in
but right-out, (rotation) or both left and right shifting within the same register thereby
making it bidirectional. In this work, the SISO SR is used and therefore this approach
deserves to be substantiated in detail.
This type of SR acts as a temporary storage device or it can act as a time delay device
for the data, with the amount of time delay being controlled by the number of stages in
the register (4, 8, 16, etc.) or by varying the application of the clock pulses. The SISO
SR is designed such that at the negative edge of each clock cycle, the data present at the
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input is loaded into the first FF. At each subsequent negative edge of the clock, the data
in the predecessor FF will be loaded into the successor FF. This continues until the clock
stops. This means the data would be shifted out from the last FF and lost, unless stored.
For instance, let us consider the entry of five bits 11010 into a 5-bit register shown in
figure 4.19, beginning with the Least Significant Bit (LSB). Assuming that the register is
initially clear, the 0 is put onto the data input line, making D = 0 for FF0. When the first
clock pulse is applied, FF0 is reset, thus storing the 0. Table 4.2 shows the entry of the
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Figure 4.19: 5-bit SISO shift register [133].
Table 4.2: Shifting a 5-bit code into a SISO shift register.
Clk FF0 (Q0) FF1 (Q1) FF2 (Q2) FF3 (Q3) FF4 (Q4)
Initial 0 0 0 0 0
1 0 0 0 0 0
2 1 0 0 0 0
3 0 1 0 0 0
4 1 0 1 0 0
5 1 1 0 1 0
Next the second bit, which is a 1, is applied to the data input, making D = 1 for FF0
and D = 0 for FF1 because the D input of FF1 is connected to the Q0 output. When the
second clock pulse occurs, the 1 on the data input is shifted into FF0, causing FF0 to
set, and the 0 that was in FF0 is shifted into FF1. The third bit, a 0, is now put onto the
data-input line, and a clock pulse is applied. The 0 is entered into FF0, the 1 stored in
FF0 is shifted into FF1, and the 0 stored in FF1 is shifted into FF2. Then, the fourth bit,
a 1, is put onto the data-in, and a clock pulse is applied. That bit enters into FF0, the 0
stored in FF0 is shifted into FF1, the 1 stored in FF1 is shifted into FF2, and the 0 stored
in FF2 is shifted into FF3. The last bit, a 1, is now applied to the data input, and a clock
pulse is applied. This time the 1 is entered into FF0, the 1 stored in FF0 is shifted into
FF1, the 0 stored in FF1 is shifted into FF2, the 1 stored in FF2 is shifted into FF3, and the
0 stored in FF3 is shifted into FF4. This completes the serial entry of the five bits into the




















Figure 4.20: Data bits stored after five clock pulses [133].
To get the data out of the register, the bits must be shifted out serially to theQ4 output,
as table 4.3 illustrates. After Clk5 in the data-entry operating just described, the LSB, 0,
appears on theQ4 output. When clock pulse Clk6 is applied, the second bit appears on he
Q4 output. Clock pulse Clk7 shifts the third bit to the output, Clk8 shifts the penultimate
bit to the output, and Clk9 shifts the last bit to the output. While the original five bits are
being shifted out, more bits can be shifted in. All zeros are shown being shifted in, after
Clk10. Note that in table 4.3 data bits are indicated in bold.
Table 4.3: Shifting a 5-bit code out of a SISO shift register.
Clk FF0 (Q0) FF1 (Q1) FF2 (Q2) FF3 (Q3) FF4 (Q4)
Initial 1 1 0 1 0
6 0 1 1 0 1
7 0 0 1 1 0
8 0 0 0 1 1
9 0 0 0 0 1
10 0 0 0 0 0
With the widespread use of CMOS circuit techniques in digital integrated circuit
design, a large selection of CMOS-based sequential circuits have also gained popularity
and prominence, especially in Very-Large-Scale Integration (VLSI) design. Although their
design is quite straightforward, direct CMOS implementations of conventional circuits
such as latches or FFs tend to require a large number of transistors [66], as we will
see in chapter 5. However, FFs are used in event detect, data synchronizer, frequency
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divider, SR, asynchronous ripple counters, synchronous parallel counters and in state
machines applications (e.g., D-FF are used in finite state machines). For instance, a Field
Programmable Gate Array (FPGA) is an IC which contains edge-triggered FFs.
SRs can also be found in many applications. Here is a list of a few [134]:
1. Digital delay lines – if a single-bit data stream is fed serially into a SR and then
read out serially from the output of one of the register’s FFs, then the effect is that
of delaying the data stream. For a clock period T , then if the data is read from the
N th stage of the register, the data is delayed by (N − 1)T .
2. Sequence generator – if a binary pattern is fed into a SR it can then be output
serially to produce a known binary sequence. Moreover, if the output is also fed back
into the input (to form a SISO connected to itself), the same binary sequence can be
generated indefinitely. When a SISO SR is connected to itself, this is usually referred
to as a re-entrant SR, dynamic SR, ring buffer or circulating memory. Variations on
this type of circuit are used for data encryption, error checking and for holding data
during DSP.
3. Ring counters – SRs can be used to produce a type of simple counter whose advan-
tage (in addition to the simplicity) is that they can operate at very high speeds since
there is no need for any external control or decoding circuitry (necessary for most
counters). Such counters are formed by simply using a re-entrant SR (the serial
output is fed back to the serial input) which is (usually) loaded with a solitary high
value. The register is then clocked and the output, taken from any one of the FFs,
simply goes high every time the single stored bit arrives at that FF (i.e., after N
clock cycles giving what is known as a mod-N counter). A second type of counter
can be produced by connecting the Q output from the last FF of a SISO back to the
input and then loading a single 1. This is usually referred to as one of the following:
twisted ring, switched tail, Johnson or Moebius1 counter. A mod-2N twisted ring
counter requires N FFs.
Despite the many applications where SRs can be found, our aim is to build a multi-
phase single-frequency clock generator with low phase mismatch using the SR concept.
Multiphase clocking is an important technique that can be used to reduce device count
in Large-Scale Integration (LSI) and VLSI circuits [76]. Typical applications are the mi-
croprocessors and Double Data Rate (DDR) and Quadrature Data Rate (QDR) memories
to achieve a higher operation frequency than that of the main internal clock. To achieve
high-speed interfaces, a multiphase clock generator is required to obtain a low power
consumption, a fast-locking time, wide frequency range and clock synchronization [135].
Currently, several multiphase clock generators have been proposed for high-speed inter-
faces [136–141]. In high-speed serial link applications [142–145], multiphase clocks are
used to process data streams at a bit rate higher than the internal clock frequencies.
1A Moebius strip is a loop made from a strip of paper with a single twist in, meaning it only has one side.
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The multiphase clock previously mentioned is generated by the SISO SR which chain
shifts the clock phase to produce N -phase clocks. In this work, the 3 and 4-phase sin-
gle frequency clock generator are presented in chapter 5, the latter with 50% and 25%
duty-cycles. UCLA and Broadcom® have recently presented in [34] a similar SR used in
an inductorless wideband receiver. This increasing interest in SRs has led to extensive











Analysis of Multiphase Generators
Recently, there has been a proliferation of modern transceiver architectures to achieve
full integration and low cost, covering the widest range possible of the spectrum, from
tens of MHz up to several GHz. This has lead to the development of quadrature oscil-
lators, since quadrature errors affect strongly the overall performance of RF front-ends.
Therefore, it is very important to have a reliable and efficient wave generator with sta-
ble frequency and phase, and accurate quadrature outputs. With this in mind, two
approaches are introduced. First, the multiphase ring oscillator, described by its highly
integration, low cost and small size, but its performance degrades as the frequency of
operation increases, offering also poor frequency stability and phase-noise. Then, the
contemporary SR approach, which although occupies a larger area when compared to the
ring oscillator topology, its phase-noise and phase error are significantly lower. Therefore,
the SR use has become very popular and motivated much of the research effort around
this brand new concept, in order to achieve the best possible results.
This is the main chapter of this thesis, and it is devoted to present these two contrast-
ing approaches.
5.1 Multiphase Ring Oscillators
5.1.1 3-stage Ring Oscillator
Without loss of generality, consider the oscillator of figure 5.2 which shows the 3-
stage ring oscillator structure employing an odd number of static single-ended inverters
(figure 5.1) acting as delay cells. The inverters are connected to form a closed-loop ring.
It is important to note that this oscillator may operate either in the linear or non-linear
regimes. Assuming its linear regime, each inverter in the loop needs a finite propagation
delay τinv to charge or discharge the parasitic capacitances (where the capacitance Cgs
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assumes to be the dominating capacitance) connected to the output node [146]. Since
τinv = RC, where R is the resistance of the output node and C expresses the transistors
parasitic capacitances connected to the same node, the challenge is to settle the value
of the last parameter given its dependence on W and L values of the transistors and the











Figure 5.1: CMOS inverter circuit.
Considering the complementary inverter structure in saturation mode, the current
that flows through the NMOS transistor is the same that passes through the PMOS tran-












V 2DSsat . (5.1)
Thus, a technique widely used in this type of oscillators to vary the oscillation fre-
quency is varying the current that passes into each inverter block. Current consumption
in static CMOS inverters is mainly due to charging and discharging the node capacitances.
The lower the current, the longer the transition time.
The oscillation frequency of the ring oscillator depends on the propagation delay τinv
per stage and the number of stages used [147]. To achieve a self-sustained oscillation, the
ring must provide a phase shift of 2π and have at least a unity voltage gain. This means
that for the 3-stage ring oscillator, the oscillating signal must travel through each of the
three (N = 3) delay stages twice to have a total delay of 6τ and arrive at the initial state.











which relies on the number of stages N , the time constant of the inverters chain τchain
and the delay time of the inverters τinv which depends on circuit parameters. There-
fore, adding pairs of inverters to the ring oscillator increases the total delay and thereby
decreases the oscillation frequency.
72
5.1. MULTIPHASE RING OSCILLATORS
Although not intended, the most basic CMOS ring oscillator (N=3) provides sinu-
soidal outputs. It follows by symmetry that if all the stages are identical, then as the sine
wave traverses each stage of the ring its amplitude remains unchanged, and it experiences
a phase lag of 120°. The only way to overcome this handicap is to increase the number of
stages for N > 3 in order to get square waveforms at the output.
Unfortunately, quadrature outputs require a ring with an even number of stages,
which has a stable, static operating point (also called latch-up) and does not oscillate.
Therefore, there are two methods to solve this problem. The first is true differential
signalling by using CML delay cells with a tail current source. The second is to add
feedforward inverters between nodes with opposite-phase signals (see subsection 5.1.2).
The CML tail current source offers common mode rejection and forces the differential
signals of an N -stage differential oscillator (that has 2N stages if seen as single-ended
system) into opposite phase. Latch-up is prevented. For a large frequency range, delay
interpolating techniques [100, 148] or advanced load circuits and self-biased techniques
[149] are necessary. However, CML delay cells draw a constant bias current and energy is
wasted during the time when no transition takes place. Moreover, signal swing is limited
and phase-noise performance normalised to power consumption is suboptimal.
Ring oscillators with static, single-ended CMOS inverters offer large signal swings.
Current consumption is lower because it is limited to the switching time interval. There-
fore, the theoretical limit of the phase-noise FoM is better for full-swing single-ended










Figure 5.2: 3-stage single-ended ring oscillator.
Regarding the design of the CMOS inverter, assuming K1 = µ1Cox  500 µAV−2 and











assuming that the gate oxide thickness tox, and hence, the gate oxide capacitance Cox have
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(W/L)2 ≈ 3(W/L)1 . (5.5)
Considering the transistors length constant, we finally conclude that
W2 ≈ 3W1. (5.6)
It should be note that the numerical values used in equation (5.4) for electron and
hole mobilities are typical values, and that exact µ1 and µ2 values will vary with surface
doping concentration of the substrate and the tub. Regardless, the PMOS transistor has
low mobility and in order to have a symmetric inverter as much as possible, the equation
(5.5) should be satisfied. The main idea is that the rise and fall times of the output voltage
signals are the same and therefore this can only be achieved by sizing the PMOS three
times the NMOS size. As a matter of fact, the sizing of CMOS transistors clearly affects
the rise and fall times and it is important to note that asymmetrical rise and fall times
would lead to duty-cycle variations which consequently leads to jitter issues.
Considering the criterion set out from equation (5.5), the table 5.1 shows the chosen
transistors dimensions. Notice that the adopted sizing will also be considered not only in
the following ring oscillator, but also in the SR approaches for a fair comparison in chapter
6. Finally, it was estimated a benchmark relative to rise and fall times of the output
signals of 100 ps, representing a value much less than 1 ns which corresponds to the
period of a 1 GHz frequency, i.e., the frequency in which the oscillator could operate with
a safety margin since 600 and 900 MHz frequencies were considered. Moreover, a load
capacitance CL in of 100 fF was also considered in order to have more current, without
compromising the frequency since f = 1/RC. Considering it is possible to approximate
the inverter transient response to an RC model, its response is clearly dominated by this
output capacitance of the gate. Note that the propagation delay tP (defined in subsection
3.1.1) is determined by the time it takes to charge/discharge the load capacitance CL, so
it is important to look upon this capacitance.
Table 5.1: Ring oscillator parameters.
Transistor W (µm) L (µm) NF M
M1 5 0.12 2 1
M2 5 0.12 6 1
M3 6 0.24 10 1
M4 6 0.24 10 1
M5 5 0.24 4 1
M6 5 0.24 4 1
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5.1.2 4-stage Ring Oscillator
To avoid latch-up in an even-numbered static CMOS inverter ring, additional circuitry
has to be added. In [99], a method to increase the operating frequency of ring oscillators
with an odd number of delay cells by creating feedforward paths is presented. In figure
5.3, the concept of adding feedforward paths to a ring with an even number of stages is
shown. Based on [22], several modifications had to be made in order to obtain quadrature
and square waveforms at the outputs. A circuit acting as a current source was added
to ensure enough current to guarantee the proper functioning of the oscillator and its
inverters. Considering the purpose of controlling the current flow through the inverter
and the 1.2 V voltage supply, the average value ideally continues to be 0.6 V, which means
the output wave should be centered in that voltage level. The transistors that compose
this current source should be designed with large size to ensure current passes through.
Therefore, at least two times the technology minimum was considered (L = 2Lmin = 240
nm).
In addition to the output capacitances of 10 fF, a buffer composed of four CMOS
inverters was incorporated to each output to buffer the LO signal before providing it
to the mixer, producing a limiting function since waveforms similar to a sinusoid were
obtained without it. According to the requirements for the signal waveform, the signals
were either directly applied to the loads or drivers were connected between the oscillator
and the load circuits. This buffer converts the signal of the core to a square wave signal,
where the duty-cycle requirement for this signal is usually 50%. The inverters which set
this buffer contain exactly the same dimensions as the inverters composing the oscillator
itself. Lmin should be used to increase W/L.
In addition to the cascaded combination of the four main delay stages, feedforward
inverters are placed between nodes with opposite phases so a pair of them can act as
a negative-Gm cell or as a regenerative circuit [20], forcing the two signals involved to
opposite levels. The feedforward inverters take over the job that is done by the tail current
source in a CML oscillator. There is a threshold value for the strength of the feedforward
inverters relative to the strength of the main inverters to sustain a stable oscillation.
In contrast to a ring with an odd number of inverters, now two transitions are travel-











As there is a rising and a falling transition at any time, the single-ended quadrature
ring oscillator draws a nearly constant supply current and minimises switching noise on
the supply lines.
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Figure 5.3: Quadrature 4-stage ring oscillator concept employing feedforward paths.
5.2 Multiphase Shift Registers
5.2.1 3-phase Shift Register
SRs are a very meaningful part of digital logic as they allow data transfers within the
register from one FF to another for each clock pulse. The most basic structure is the SISO
SR using D-FFs driven by a common clock.
One of the most interesting things to do with Boolean gates is to create memory with
them. The FF shown in figure 5.4(B) consists in four NAND gates along with a single
inverter where every schematic was designed with CMOS transistors. As is known, all
circuits are possible to be implemented with NAND or NOR gates. However, the structure
that required fewer logic gates was the one composed of NAND gates. Furthermore,
NAND is a better gate for design because at the transistor level the mobility of electrons
is normally three times that of holes compared to NOR and thus the NAND is a faster
gate. Additionally, the gate-leakage in NAND structures is much lower. These are enough
reasons for preferring the architecture of the single D-FF shown in figure 5.4(B). Figure
5.4(A) shows the 2-input NAND gate used in D-FF structure.
Considering figure 5.4(A), PMOS transistors M7 and M8 are in parallel, but there are
states in which only one of them conducts and therefore, they should have the same sizing
of inverter’s PMOS present in figure 5.4(B). As for the NMOS transistors (M9 and M10),
the worst case occurs when A = B = 0, leading them to operate in series and consequently,
it is necessary to duplicate the W/L value (assuming N = 2 since there are two inputs: D
and clock) concerning inverter’s W/L ratio [62]. The dimensions of the transistors in a
NAND logic gate with N inputs are then:
(W/L)nNAND =N (W/L)nINV (5.8)
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Hence, the transistors dimensions of a NAND gate with two inputs (N = 2) assuming
µn/µp = 3 are given by:
(W/L)nNAND = 2(W/L)nINV (5.10)















Figure 5.4: (A) 2-input NAND gate using MOSFET transistors (B) Single D flip-flop
structure.
Table 5.2 shows the transistors dimensions used in SR approaches. For a proper
operation of the D-FF, its D input signal must be stable before the clock starts to switch.
When the clock switches, the logic value on the D node is transferred to the Q output.
This means the timing of the FF output is determined by the clock, so the D input signal
only acts as an "enabler" of a transition. Therefore, to D-FF works properly, it must be
designed with two master/slave connected as latches as shown in figure 5.5, where the
first latch is only an "enabler" [38].
Table 5.2: Shift register parameters (CMOS 130 nm).
Transistor W (µm) L (µm) NF M
M1 5 0.12 2 1
M2 5 0.12 6 1
M7 5 0.12 6 1
M8 5 0.12 6 1
M9 5 0.12 2 1
M10 5 0.12 2 1
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Figure 5.5: Dual D flip-flop structure.
Figure 5.6 shows the designed multiphase generator employing SR which shifts the
clock phase to produce 3-phase clocks (0°, 120° and 240°). The last dual D-FF consists
in a dummy block placed at proper node to ensure all logic blocks drive the same load



















Figure 5.6: 3-phase shift register block diagram.
The main contribution of the presented circuit is not the introduction of a new SR
and dual D-FF architectures, but rather a new implementation of their combination.
5.2.2 4-phase Shift Register with 50% Duty-cycle
In this case, four quadrature outputs are generated from the 4-phase SR concept.
Figure 5.7 shows the designed LO generator which shifts the clock phase to generate 4-
phase clocks (0°, 90°, 180° and 270°) with 50% duty-cycle. Compared to the previous case,























Figure 5.7: Quadrature 4-phase shift register with 50% duty-cycle.
This quadrature 4-phase SR structure can perfectly be coupled for instance, to the
RF front-end receiver presented in appendix C or any RF front-end receivers. This archi-
tecture is able to replace any type of generator, providing better results with regard to
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phase-noise and phase error.
5.2.3 4-phase Shift Register with 25% Duty-cycle
The SR architecture able to generate 4-phase clocks (0°, 90°, 180° and 270°) with 1/4
duty-cycle is shown in figure 5.9. To produce the desired duty-cycle, it was necessary to
resort to Boolean algebra in order to understand how the circuit had to behave. Table
5.3 shows that a combination of NAND and AND logic gates is enough to achieve the
25% duty-cycle. These logic gates have exactly the same size as the logic gates previously
designed, which are shown in table 5.4. Once again, the last dual D-FF ensures all logic
blocks drive the same load capacitance and either D and clock inputs are generated from
ideal sources.
Table 5.3: Truth table of the quadrature 4-phase shift register with 25% duty-cycle.
XXXXXXXXXXXXXBoolean logic
Period
T /4 T /2 3T /4 T
Q1 · Q2 1 0 1 1
Q1 · (Q1 · Q2) 1 0 0 0
Q2 · Q3 1 1 0 1
Q2 · (Q2 · Q3) 0 1 0 0
Q3 · Q4 1 1 1 0
Q3 · (Q3 · Q4) 0 0 1 0
Q4 · Q1 0 1 1 1











Figure 5.8: 2-input AND gate using MOSFET transistors.
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Table 5.4: Parameters of the quadrature 4-phase shift register with 25% duty-cycle
(CMOS 130 nm).
Transistor W (µm) L (µm) NF M
M1 5 0.12 2 1
M2 5 0.12 6 1
M7 5 0.12 6 1
M8 5 0.12 6 1
M9 5 0.12 2 1
M10 5 0.12 2 1
M11 5 0.12 6 1









































This chapter is devoted to present the results obtained for the methods and systems
described in the previous chapter. We start by introducing the circuit simulations realized
throughout this work, followed by the test benches of each of the circuit blocks used
in our circuits. The schematic simulations are then presented. First, the simulation
results of the 3-stage CMOS ring oscillator and 3-phase LO generator employing SR are
exposed. Afterwards, the results of the 4-phase ring oscillator and SR architectures are
revealed, the latter with 50% and 25% duty-cycle approaches. Finally, the layout design
and post-layout simulations of the 4-stage ring oscillator are also presented. Subsequently,
a detailed discussion and a solid comparison are made in order to verify and validate the
entire circuits.
Powered by a 1.2 V voltage supply, all circuits were produced and simulated in
Cadence® Spectre RF using its provided analyses (transient, phase-noise, Periodic Steady-
State (PSS) and Monte Carlo simulations). We also establish two single frequencies to
test all the important features of our circuits: 600 MHz and 900 MHz. The reason why
these frequencies were chosen is due to the fact that they belong to a frequency range
of Wireless Medical Telemetry Service (WMTS) and Industrial, Scientific and Medical
(ISM)/Global System for Mobile Communications (GSM) spectra respectively. Lastly, the
same sizing was employed in any of the oscillators in order to disclose the advantages
and drawbacks of each topology.
The technological process used is the United Microelectronics Corporation (UMC)
L130E1 MixedMode/RFCMOS - 1P8M2T2 - 1.2 V, which has a Foundry Design Kit (FDK)
1Although it is a 130 nm process, the minimum transistor channel length of this technology is 120 nm.
21P8M2T means single-poly layer and eight metal (copper) layers, of which the top two are thicker
(generally these thicker metals are used to build high quality inductors for RF applications).
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or Process Design Kit (PDK) available through the Europractice IC service3. The design
is fully customized, i.e., we do not use automatic place and route of IC standard cells
neither use third partiers Intellectual Properties (IPs) IC cells, except for Input/Output
(I/O) pads, for which we use Faraday IPs. Finally, we employ design tools from Cadence®
Design Systems and from Mentor Graphics® Corporation. These Computer-Aided Design
(CAD) tools are available from Europractice software service and the design tools used
with the corresponding versions are shown in table 6.1.
Table 6.1: CAD tools and corresponding versions used.
Tool Version
Cadence® Hierarchy Editor 05.01.000-s062
Library Manager 1.9
Virtuoso® Analog Design Environment 5.10.41.500.6.137
Virtuoso® Front to Back Environment 5.10.41.500.6.137
Virtuoso® Schematic Editor 5.10.41.500.6.137
Virtuoso® Spectre Circuit Simulator 7.1.1.187.isr11
WaveScan Waveform Tool 5.10.41.500.6.137
6.1 Schematic Simulations
6.1.1 3-stage Ring Oscillator
Fundamental frequency fLO = 600 MHz
The DC operating point of the 3-stage ring oscillator (figure 5.2) for a fundamental
frequency of 600 MHz is presented in table 6.2. All transistors are operating in the active
region as they should be. Moreover, note how the current ID is perfectly split along the
current mirror presented in the circuit.
Figure 6.1 shows the output waveforms of the 3-stage ring oscillator structure de-
signed for a fundamental frequency of 600 MHz. In this case sinusoidal outputs were
obtained. To prevent this from happening, a buffer composed of single inverters should
be used at the outputs.
The phase-noise curve for the same fundamental frequency is shown in figure 6.2. At
10 MHz offset the oscillator presents a phase-noise value of −118.6 dBc/Hz.
Considering that the 1st harmonic corresponds to the chosen fundamental frequency,
the phase error relative to mismatches is shown in figure 6.3. 500 Monte Carlo runs
considering variations of 3σ were done. The histogram reveals a minimum phase error
(mean value [µ]) of 0.7255° with a standard deviation σ of 9.27°.




Table 6.2: DC operating point of the 3-stage ring oscillator for a fundamental frequency
of 600 MHz (Inst: Instance, Trans: Transistor, Reg: Region, Inv: Inverter, CS: Current
source, Act: Active).
Inst Trans gm(mS) ID(mA) VDS(mV) VDSsat(mV) Reg gds(mS) rds(mΩ)
Inv M1 1.11 0.06 408.1 75.2 Act 0.08 11.81
Inv M2 0.98 -0.06 -330.3 -80.8 Act 0.11 9.46
CS M3 2.40 -0.18 -196.9 -140.5 Act 0.08 12.18
CS M4 2.46 -0.19 -403.1 -140.7 Act 0.05 18.44
CS M5 2.78 0.18 264.1 110.2 Act 0.12 8.48



























































Figure 6.1: Oscillator transient response (fLO = 600 MHz).
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Figure 6.2: Oscillator phase-noise (fLO = 600 MHz).


















| ϕ120 - ϕ0 |
Figure 6.3: Phase error histogram (µ = 0.7255°, σ = 9.27°).
Fundamental frequency fLO = 900 MHz
Table 6.3 shows the DC operating point of the 3-stage ring oscillator shown in figure
5.2 for a fundamental frequency of 900 MHz.
Figure 6.4 shows the output waveforms of the 3-stage ring oscillator structure de-
signed for the same fundamental frequency. At the outputs sinusoidal waveforms were
obtained. A buffer should be used to prevent this from happening.
84
6.1. SCHEMATIC SIMULATIONS
The phase-noise curve is shown in figure 6.5, where a phase-noise of −118.5 dBc/Hz
at 10 MHz was obtained.
Finally, the phase error with regard to mismatches is shown in figure 6.6, where
500 Monte Carlo runs considering variations of 3σ were done. The histogram reveals a
minimum phase error of 0.0074° with a standard deviation of 0.11°.
Table 6.3: DC operating point of the 3-stage ring oscillator for a fundamental frequency
of 900 MHz (Inst: Instance, Trans: Transistor, Reg: Region, Inv: Inverter, CS: Current
source, Act: Active, Tri: Triode).
Inst Trans gm(mS) ID(mA) VDS(mV) VDSsat(mV) Reg gds(mS) rds(mΩ)
Inv M1 1.64 0.10 431.8 85.5 Act 0.13 7.98
Inv M2 1.47 -0.10 -357.5 -97.6 Act 0.18 5.46
CS M3 2.95 -0.29 -162.2 -177.8 Tri 0.45 2.20
CS M4 3.38 -0.32 -446.1 -178.1 Act 0.06 17.69
CS M5 3.72 0.29 247.4 132.7 Act 0.21 4.85

























































199.8 ps 1.11 ns
Figure 6.4: Oscillator transient response (fLO = 900 MHz).
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Figure 6.5: Oscillator phase-noise (fLO = 900 MHz).
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Figure 6.6: Phase error histogram (µ = 0.0074°, σ = 0.11°).
6.1.2 3-phase Shift Register
Fundamental frequency fLO = 600 MHz
Figure 6.7 illustrates the phase output waveforms of the 3-phase SR architecture
shown in figure 5.6 for a fundamental frequency of 600 MHz. As intended, this generator
presents non-overlapping square waveforms with fast rise/fall times, demonstrating how
good this SR approach really is.
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Afterwards, we present the phase-noise curve for the same fundamental frequency in
figure 6.8. At 10 MHz offset, the generator presents a phase-noise value of −173.7 dBc/Hz,
considering an ideal clock-phase generator.
Considering that the fundamental frequency is given by the 1st harmonic, the phase
error due to mismatches is shown in figure 6.9. 500 Monte Carlo runs considering varia-
tions of 3σ were done. The histogram reveals a minimum phase error (µ) of 0.0002° with





















































Figure 6.7: Generator transient response (fLO = 600 MHz).
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Figure 6.8: Generator phase-noise (fLO = 600 MHz).
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Figure 6.9: Phase error histogram (µ = 0.0002°, σ = 0.03°).
Fundamental frequency fLO = 900 MHz
Figure 6.10 shows the phase square output waveforms of the 3-phase SR approach
(figure 5.6) for a fundamental frequency of 900 MHz. As intended, each signal presents
non-overlapping waves with fast rise/fall times, demonstrating how good this SR archi-
tecture is. The phase-noise curve for the same fundamental frequency is shown in figure
6.11. In this case, at 10 MHz offset the generator presents a phase-noise value of −172.3
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dBc/Hz, considering an ideal clock. Figure 6.12 presents the histogram of the phase error
due to mismatches. 500 Monte Carlo runs considering variations of 3σ were done. The

























































































Figure 6.11: Generator phase-noise (fLO = 900 MHz).
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Figure 6.12: Phase error histogram (µ = 0.0008°, σ = 0.05°).
6.1.3 4-stage Ring Oscillator
Fundamental frequency fLO = 600 MHz
The DC operating point of the 4-stage ring oscillator shown in figure 5.3 for a fun-
damental frequency of 600 MHz is presented in table 6.4. Furthermore, figure 6.13
illustrates the output waveforms of the 4-stage ring oscillator structure designed for a
fundamental frequency of 600 MHz. Each output presents a square waveform as we
wanted.
Afterwards, the phase-noise curve for the same fundamental frequency is shown
in figure 6.14. At 10 MHz offset the oscillator presents a phase-noise value of −124.5
dBc/Hz.
Considering that the 1st harmonic corresponds to the chosen fundamental frequency,
the phase error due to mismatches is shown in figure 6.15. 500 Monte Carlo runs con-
sidering variations of 3σ were done. The histogram reveals a minimum phase error of
0.0056° with a standard deviation of 0.62°.
Table 6.4: DC operating point of the 4-stage ring oscillator for a fundamental frequency
of 600 MHz (Inst: Instance, Trans: Transistor, Reg: Region, Inv: Inverter, CS: Current
source, Act: Active, Tri: Triode).
Inst Trans gm(mS) ID(mA) VDS(mV) VDSsat(mV) Reg gds(mS) rds(mΩ)
Inv M1 1.31 0.07 415.2 79.1 Act 0.10 10.09
Inv M2 1.60 -0.07 -341.3 -87.3 Act 0.15 6.83
CS M3 4.15 -0.87 -212.2 -304.8 Tri 1.94 0.51
CS M4 6.14 -1.04 -590.1 -305.2 Act 0.16 6.20
CS M5 5.85 0.87 230.0 212.4 Act 0.99 1.01













































































































Figure 6.14: Oscillator phase-noise (fLO = 600 MHz).
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| ϕ270 - ϕ180 |
Figure 6.15: Phase error histogram (µ = 0.0056°, σ = 0.62°).
Fundamental frequency fLO = 900 MHz
Table 6.5 presents the DC operating point of the 4-stage ring oscillator shown in figure
5.3 for a fundamental frequency of 900 MHz.
The output waveforms of the 4-stage ring oscillator are shown in figure 6.16. Although
the frequency has increased compared to the previous case, we continue to have a similar
behaviour, i.e., each output presents a square waveform as intended.
The phase-noise curve is shown in figure 6.17. For a fundamental frequency of 900
MHz at 10 MHz offset the oscillator produces a phase-noise of −124.6 dBc/Hz.
Finally, figure 6.18 illustrates the phase error histogram, where 500 runes considering
variations of 3σ were contemplated. The Monte Carlo histogram presents a phase error
value of 0.0086° with a σ = 0.47°.
Table 6.5: DC operating point of the 4-stage ring oscillator for a fundamental frequency
of 900 MHz (Inst: Instance, Trans: Transistor, Reg: Region, Inv: Inverter, CS: Current
source, Act: Active, Tri: Triode).
Inst Trans gm(mS) ID(mA) VDS(mV) VDSsat(mV) Reg gds(mS) rds(mΩ)
Inv M1 1.85 0.11 435.0 89.5 Act 0.14 7.18
Inv M2 1.67 -0.11 -366.7 -104.1 Act 0.21 4.84
CS M3 3.85 -1.36 -209.3 -410.9 Tri 4.24 0.24
CS M4 7.78 -1.92 -712.2 -411.2 Act 0.28 3.58
CS M5 5.30 1.36 185.4 274.8 Tri 3.85 0.26














































































































Figure 6.17: Oscillator phase-noise (fLO = 900 MHz).
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| ϕ270 - ϕ180 |
Figure 6.18: Phase error histogram (µ = 0.0086°, σ = 0.47°).
In section 6.3.1, the layout of this structure will be developed. Therefore, these
schematic results will be later compared with those obtained from post-layout simula-
tions.
6.1.4 4-phase Shift Register with 50% Duty-cycle
Fundamental frequency fLO = 600 MHz
Figure 6.19 illustrates the phase output waveforms of the 4-phase SR with 50% duty-
cycle (figure 5.7) for a fundamental frequency of 600 MHz. In this case, each output
presents a square waveform as intended.
In figure 6.20 we present the phase-noise curve for the same fundamental frequency.
At 10 MHz offset the generator presents a phase-noise value of −174.7 dBc/Hz, consider-
ing an ideal clock-phase generator.
Considering that the 1st harmonic corresponds to the chosen fundamental frequency,
the phase error due to mismatches is shown in figure 6.21. 500 Monte Carlo runs con-
sidering variations of 3σ were done. The histogram reveals a minimum phase error of










































































































Figure 6.20: Generator phase-noise (fLO = 600 MHz).
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Figure 6.21: Phase error histogram (µ = 0.0010°, σ = 0.03°).
Fundamental frequency fLO = 900 MHz
The phase output waveforms of the 4-phase SR with 50% duty-cycle (figure 5.7) for
a fundamental frequency of 900 MHz are presented in figure 6.22. As intended, this
generator provides a square waveform in each of its outputs. Figure 6.23 shows the
phase-noise curve for the same fundamental frequency. At 10 MHz offset the generator
presents a phase-noise value of −172.3 dBc/Hz, regarding an ideal clock-phase generator.
Considering that the fundamental frequency is given by the 1st harmonic, the phase
error due to mismatches is shown in figure 6.24. 500 Monte Carlo runs considering
variations of 3σ were done. The histogram reveals a minimum phase error of 0.0012°



































































52.4 ps 1.11 ns






































Figure 6.23: Generator phase-noise (fLO = 900 MHz).
















| ϕ180 - ϕ90 |
Figure 6.24: Phase error histogram (µ = 0.0012°, σ = 0.06°).
6.1.5 4-phase Shift Register with 25% Duty-cycle
Fundamental frequency fLO = 600 MHz
Figure 6.25 presents the phase output waveforms of the quadrature 4-phase SR with
25% duty-cycle (figure 5.9) for a fundamental frequency of 600 MHz. As intended, the
generator produces non-overlapping square waves with fast rise/fall times, demonstrat-
ing how good this SR approach is. The phase-noise curve for the same fundamental
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frequency is shown in figure 6.26. At 10 MHz offset the generator presents a phase-noise
value of −172.0 dBc/Hz due to the use of an ideal clock-phase generator. Considering that
the 1st harmonic corresponds to the chosen fundamental frequency, the phase error due
to mismatches is shown in figure 6.27. 500 Monte Carlo runs considering variations of












































































































Figure 6.26: Generator phase-noise (fLO = 600 MHz).













| ϕ270 - ϕ180 |
Figure 6.27: Phase error histogram (µ = 0.0011°, σ = 0.04°).
Fundamental frequency fLO = 900 MHz
The phase output waveforms of the quadrature 4-phase SR with 25% duty-cycle (fig-
ure 5.9) for a fundamental frequency of 900 MHz are presented in figure 6.28. As in-
tended, the generator provides non-overlapping square waves with fast rise/fall times,
demonstrating how good this SR architecture really is. Figure 6.29 shows the phase-noise
curve for the same fundamental frequency. At 10 MHz offset the generator presents a
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phase-noise value of −169.8 dBc/Hz, since an ideal clock-phase generator was applied.
Considering that the fundamental frequency is given by the 1st harmonic, the phase error
due to mismatches is shown in figure 6.30. 500 Monte Carlo runs considering varia-
tions of 3σ were done. The histogram reveals a minimum phase error of 0.0019° with a




































































































Figure 6.29: Generator phase-noise (fLO = 900 MHz).
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Figure 6.30: Phase error histogram (µ = 0.0019°, σ = 0.06°).
6.2 Layout Design
In this section, a possible physical layout of the 4-stage ring oscillator is presented.
For a better understanding of all the elements that set up the proposed layout, it was
decided to present it hierarchical, i.e., as the same way as it was designed: starting with
the most basic components such as the transistors, following the inverter assembly and
the design a posteriori of the oscillator core, which comprises eight single-ended inverters.
Subsequently, we proceeded to the design of the current source which feeds the same core,
followed by assembling the two main blocks and adding the four capacitors that compose
the buffer.
The physical design (layout) was completely submitted to physical verifications, such
as the Design Rule Checking (DRC) rules (to check whether the layout is manufacturable
or not), the Layout Versus Schematic (LVS) check (to check whether the schematic and
layout match well) and the Layout Parameter Extraction (LPE) (to confirm if the extracted
layout still delivers the same performance parameters than those achieved with the elec-
trical schematic) in order to verify if the layout design was correct and robust [93, 131,
150]. These classes of Electronic Design Automation (EDA) were done using Calibre Inter-
active. Note that, taking the electrical schematic as a reference point, the extracted layout
abstraction is a step closer to the physical IC. Hence, the simulations results coming from
this abstraction level are valuable and more realistic due to the inclusion of RC parasites.
Subsequently the extracted simulations, the post-layout results are compared with the
schematic simulation results from subsection 6.1.3.
6.2.1 Layout Considerations
RF circuits are very critical/sensitive to parasitic effects. To get robust and predictable
performance, a careful layout strategy must be adopted to minimize the wiring differ-
ences and the signal path shall be carefully arranged by following considerations. First,
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associated with the metal layers (ME) are parasitic capacitances and resistance, which
shall be avoided. Therefore, it is very important to decide which metal layers to use.
Another suggestion is to not use layers with high resistivity to create long paths. Even
though the gate terminal of CMOS transistors has high impedance, there is always leak-
age and transient currents. For instance, a very narrow and long path has a very high
resistance, so there will be a voltage drop if too much current passes there. On the other
hand, the parasitic capacitance in a node where a high-frequency signal passes must be
taken into account so the signal does not become much slower. Afterwards, the distance
between two paths or components shall be larger to avoid mutual inductance or parasitic
capacitance. Moreover, to avoid the coupling noise from noisy substrate, the top metal
layer is used for signal path. The last consideration is that the path shall be as short and
straight as possible. If there is a branch on the path, the distance of two paths shall be
designed to the same to avoid phase variation.
In the component arrangement, the circuit layout shall be as symmetrical as possible
to mitigate any process variations between the components present in the circuit. In addi-
tion, signal paths shall have the same length to avoid possible phase errors. Furthermore,
the usage of maximum finger number of transistor is suggested by [151]. Larger finger
number leads to lower process variation and better model fitting. Moreover, although
both RF CMOS transistors used can support an odd number of fingers, it is recommended
to use even finger number to reduce drain junction capacitance. The corner section tt
(typical n-ch MOSFET and typical p-ch MOSFET) was applied in both transistors and
regarding their biasing coverage, these transistors can achieve a voltage up to VDD with a
frequency up to 18 GHz, and they cover a temperature range from -55 °C to 125 °C.
The architecture and layout of both devices employ double-side gate contacts to re-
duce gate resistance. Dummy poly gates are also applied at each side to improve the poly
Critical Dimension (CD) uniformity of poly fingers. In addition, the pick-ups of source
and drain use ME1 −ME3 metal stacks to improve current handling capabilities. Finally,
the space between Poly gate and S/D contacts is 0.12 µm.
All blocks that compose the circuit have been carefully placed in the same position.
Therefore, it was decided that inverters were aligned vertically in order to design a cir-
cuit as organized as possible and at the same time occupying the smallest area possible.
Furthermore, with rare exceptions to keep the circuit logically structured, odd metals
(ME1, ME3, etc.) are laid out horizontally while even metals (ME2, ME4, etc.) are laid out
vertically. In addition, at least two contacts/vias in each ohmic contact were used.
It is important to know the basic aspects of the layout rules associated with the tech-
nology employed (e.g., the minimum width of routing metals, the minimum distance
between them, the minimum distance between adjacent diffusion regions, etc) to make a
manufacturable place and route. For this purpose, the Topological Layout Rules (TLR) of
the technology should be consulted. This document is provided with the FDK. Moreover,
it is relevant to examine the layout rules, I/O latch-up rules, antenna rules, current den-
sity each metal trace and via can carry reliably and also the manufacturing grid, which
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is the minimum layout grid allowed by the technology. For the technology used in this
work, this grid is 10 nm.
6.2.2 Hierarchical Layout
1.2V Pwell RF NMOS
In this work, the cell name of the UMC Digital Rights Management (DRM) 1.2V Pwell
RF NMOS used was the N_12_RF, which has four terminals: drain (D), gate (G), source
(S) and bulk (B). The model range is limited as follows:
0.9 ≤WF ≤ 7.2 (µm)
0.12 ≤ LF ≤ 0.36 (µm)
4 ≤NF ≤ 16
M ≥ 1,
(6.1)
where WF is the gate finger width, LF is the gate finger length, NF is the gate finger
number and M is the MOS multiplier. Figure 6.31 illustrates the layout of the 1.2V Twin
Well RF NMOS, considering its adopted sizing for this work:
WF = 2.5 µm




Figure 6.31: Layout of the 1.2V Twin well RF NMOS used.
103
CHAPTER 6. SIMULATION RESULTS
Figure 6.32 shows the subcircuit model topology of 1.2V Twin Well RF NMOS.
Figure 6.32: Subcircuit topology of 1.2V Twin Well RF NMOS [151].
1.2V Nwell RF PMOS
The cell name of the UMC DRM 1.2V Nwell RF PMOS used was the P_12_RF. This
device is composed of five terminals: drain (D), gate (G), source (S), bulk (B) and p-
substrate (PSUB). Its model range is:

1.6 ≤WF ≤ 9.6 (µm)
0.12 ≤ LF ≤ 0.36 (µm)
2 ≤NF ≤ 32
M ≥ 1.
(6.3)
Figure 6.33 exposes the layout of the 1.2V RF PMOS used, considering the following
transistor sizing: 
WF = 5 µm




Figure 6.34 illustrates the subcircuit model topology of the 1.2V RF PMOS.
104
6.2. LAYOUT DESIGN
Figure 6.33: Layout of the 1.2V RF PMOS used.
Figure 6.34: Subcircuit topology of 1.2V RF PMOS [151].
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MIM Capacitor
The chosen capacitor was the MIMCAPS_MML_130E. This Metal-Insulator-Metal
(MIM) capacitor has been successfully developed for 0.13 µm Mixed mode technology
and is suggested to be put between last two layers metal for lower parasitic capacitance
and less substrate loss. Moreover, it is composed of plus and minus terminals, with a
model range of: 
3.9 ≤W ≤ 100 (µm)
3.9 ≤ L ≤ 100 (µm)
Ca = 1 fF/µm2
Cf = 0.114 fF/µm,
(6.5)
whereW and L are the capacitor width and length, respectively. Ca is the area component
of the parasitic capacitance (specific capacitance) and Cf is the fringing capacitance per
unit length. Figure 6.35 shows the layout of the MIM capacitor employed, considering
the following sizing: 
W = 3.9 µm
L = 3.9 µm
Ctot = 16.9884 fF,
(6.6)
where Ctot is the total capacitance value, which assumes the minimum capacitance value
provided by the chosen MIM capacitor.
Figure 6.35: Layout of the MIM capacitor used.
It was decided to use this capacitor instead of MIMCAPS_RF for three main reasons: (i)
the MIMCAPS_MML_130E enables a closer capacitance than that which was used in the
schematic. In the schematic, 10 fF capacitors are used at each one of the outputs and while
the minimum value provided by MIMCAPS_RF is 104.56 fF, MIMCAPS_MML_130E
presents a minimum value of 16.9884f F, as previously mentioned; (ii) a solution could
be connect several MIMCAPS_RF in series. However, regarding also its capacitance
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value, this option would occupy a significant area as shown in figure 6.36, since a sin-
gle MIMCAPS_RF has either 10 µm in length or width, meaning a die area occupancy
of nearly three times more that a standard MIMCAPS_MML_130E could involve; (iii)
from the beginning it was stipulated this circuit would not be manufactured, implying a
non-requirement in using only RF elements, such as the MIMCAPS_RF.
Metal-Insulator-Metal CAPacitors (MIMCAPs) are well-known for having a remark-
able linearity [152], but it exhibits higher sensitivity to process variations [153] (about
±15% variation over process corners [154]). Moreover, they can be placed over active
devices and therefore not occupying a large area. It would be possible to place an entire
circuit under a considerable MIMCAP and not use any extra area.
Figure 6.36: Layout of MIMCAPS_MML_130E and MIMCAPS_RF capacitors
respectively side by side.
CMOS Inverter
Figure 6.37 illustrates the designed CMOS inverter, which position where transistors
are aligned vertically will be maintained through the oscillator design. As discussed in
subsection 3.3.2, the top device is a PMOS while the bottom MOSFET is a NMOS type.
Both gates are connected to the input line. On the other hand, the output line connects
to the drains of both MOSFETs.
In the CMOS inverter schematic, the drains of both devices are tied to the out node,
while the sources (and bulks, or substrates) of the PMOS and NMOS are connected to VDD
and VSS , respectively. In the layout, it is possible to treat the drain and source terminals
interchangeably. Therefore, we connected the source terminal of the NMOS transistor to
the drain of the PMOS and called that node out. This is only possible because the MOS
transistors are physically symmetrical, despite manufacturing imperfections. This node
permuting capability is a feature of the FDK.
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Besides the out node, the in node of the inverter (i.e., the gate of the PMOS and NMOS
transistors) was also created, in addition to VDD and VSS . Finally, ro_c and ro_b nodes
are connected to the current source (subsection 6.2.2) so the inverter can be fed by it.
Note that the PMOS transistor, although respecting the mobility criterion, seems wide
than the NMOS because there is a surrounding white edge. This edge is, in fact, a Nwell
layer, which defines the Nwell of the PMOS transistor, since the technology has a p-type
substrate. Hence, the bulk terminal of PMOS transistor is tied to the Nwell, whereas that
of the NMOS is tied to the substrate.
Figure 6.37: Layout of the designed CMOS inverter.
Oscillator Core and Buffer
The oscillator core consists in eight single inverters, while four inverters placed at
each one of the oscillator outputs compose the buffer. This buffer is needed to control the
output matching by ensuring that square waves are obtained. Furthermore, a buffer is
always necessary to drive the existing capacitances in the receiver, i.e., to buffer the LO
signal before providing it to the mixer. Figures 6.38 and 6.39 show the schematic and
layout of the 4-stage ring oscillator, respectively. In the layout, it is possible to verify that
not only all VDD and VSS were respectively connected, but also ro_c and ro_b outputs
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which will later connect to the current source that follows.
φ0º φ90º φ180º φ270º
Figure 6.38: Oscillator core and buffer schematic.
Figure 6.39: Layout of the designed oscillator core and buffer.
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Current Source
The produced layout of the current source is shown in figure 6.40. It consists in
a double current source with two PMOS transistors on top and two NMOS transistors
below acting as a bias circuit to guarantee the proper functioning of the oscillator and its
inverters. Considering the purpose of controlling the current flow through the inverter
and the 1.2 V voltage supply, the average value continues to be 0.6 V. Although a current
mirror is more insensitive to process variations, its transistors should be designed with
large size to ensure current passes through so at least two times the technology minimum
was considered (L = 2Lmin = 240 nm).
Concerning the layout itself, besides the two ro_c and ro_b inputs previously ex-
plained, the current source has two outputs, idc_c and idc_b which will connect to an
ideal current source. Note that this current source could be replaced for example by a
simple non-ideal current source, a Cascode current mirror or a Wilson current mirror.




The final layout is shown in figure 6.41. All components described above constitute
the 4-stage ring oscillator. Note that in this case the MIM were already incorporated to
each output of the oscillator. Note also how the oscillator core’s and buffer’s VDDs and
VSSs are connected respectively to current source VDD and VSS . The same goes for ro_c









Figure 6.41: Layout of the designed 4-stage ring oscillator.
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6.3 Post-layout Simulations
6.3.1 4-stage Ring Oscillator
After having the layout done, we verified if it was manufacturable (i.e., if it complied
with DRC rules), if it really represented the corresponding electrical schematic (i.e., LVS
check) and if the extracted layout including parasitics still delivered the same (or close)
performance parameters than those achieved with the electrical schematic (i.e., we had
to extract the parasitics through LPE).
Once the previous steps have been successfully completed, the extracted simulations
(also known as post-layout simulations or simply post-simulations) can be done to con-
firm if the performance results of our circuit (4-stage ring oscillator) are close or not to
those obtained using the schematic view. For a fair and accurate comparison, the post-
simulations are exactly the same as the ones done in pre-layout (transient, phase-noise,
PSS and Monte Carlo simulations). The idea was to fix the current value obtained from
schematic simulations of the controlled current source If and notice how the remaining
oscillator parameters change, namely the frequency of operation.
The simulation results for the fundamental frequency of 1.1 GHz are presented, fol-
lowed by the results for the frequency of 1.6 GHz. As in the schematic simulations, for
each of the fundamental frequencies a transient response was done in order to verify the
oscillator output waveforms, proceeded by the phase-noise curve where an offset 10 MHz
was considered as a benchmark value. Finally, the phase error value was obtained using
the Monte Carlo simulation, which provides not only the mean value (µ), but also the
standard deviation (σ ) of the respective histogram.
Fundamental frequency fLO = 1.1 GHz
Figure 6.42 illustrates the output waveforms of the 4-stage ring oscillator structure
designed (figure 6.41) for a fundamental frequency of 1.1 GHz. The designed oscillator
provides square waveforms in each of its outputs as we wanted.
Afterwards, we present in figure 6.43 the phase-noise curve for the same fundamental
frequency. In this case, at 10 MHz offset the oscillator presents a phase-noise of −119.3
dBc/Hz.
Considering that the fundamental frequency is given by the 1st harmonic, the phase
error due to mismatches is shown in figure 6.44. 500 Monte Carlo runs considering
variations of 3σ were done. The histogram reveals a minimum phase error (µ) of 1.1851°





































































96.9 ps 0.91 ns






































Figure 6.43: Oscillator phase-noise (fLO = 1.1 GHz).
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| ϕ180 - ϕ90 |
Figure 6.44: Phase error histogram (µ = 1.1851°, σ = 21.43°).
Fundamental frequency fLO = 1.6 GHz
Figure 6.45 shows the output waveforms of the designed ring oscillator shown in fig-
ure 6.41 for a fundamental frequency of 1.6 GHz. Although the frequency has increased
compared to the previous case, we continue to have a similar behaviour, i.e., each out-
put presents a square waveform as intended. The phase-noise curve is shown in figure
6.46. For a fundamental frequency of 1.6 GHz at 10 MHz offset, the oscillator produces
a phase-noise of −120.7 dBc/Hz. Lastly, the phase error due to mismatches is shown in
figure 6.47. Taking into account that only 1st harmonic matters, 500 Monte Carlo runs
considering variations of 3σ were also contemplated here. In this case, the histogram



































































72.0 ps 0.63 ns
Figure 6.45: Oscillator transient response (fLO = 1.6 GHz).
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Figure 6.46: Oscillator phase-noise (fLO = 1.6 GHz).


















| ϕ180 - ϕ90 |
Figure 6.47: Phase error histogram (µ = 0.8702°, σ = 11.56°).
6.4 Analysis of Results and Discussion
Table 6.6 shows the pre- and post-layout results of the designed 4-stage ring oscilla-
tor. The schematic results were previously presented in subsection 6.1.3, while layout
results were presented in the previous subsection. The idea was to fix the current value
obtained from schematic simulations of the controlled current source If and notice how
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the remaining oscillator parameters change, namely the frequency of operation. There-
fore, fundamental frequencies of 1.1 GHz and 1.6 GHz were obtained from post-layout
simulations. Consequently, the achieved rise and fall times of the output waveforms are
significantly lower than the benchmark value of 100 ps assumed. Note also that in the
schematic 10 fF capacitors were used, whereas in the layout we employed capacitors of 17
fF (minimum value provided by the employed technology). In addition to changing the
circuit response time, this modification has an impact not only on rise/fall times, but also
on the required current (IDC) and thus the associated power (PDC). Notice that the power
consumption value (PDC) is calculated over the total current (IDC) flowing through the
oscillator multiplied by the VDD voltage supply. Finally, unlike Phase-noise (L), there is a
considerable increase of phase errors as result of layout imperfections. Although we tried
to design the 4-stage ring oscillator layout as similar as possible to the electrical schematic
designing it as symmetrical as possible, and produce signal paths with the same length
to avoid phase errors, alongside with the lower area possible, there are naturally layout
defects that contribute to an increase of phase error. Nevertheless, the phase errors ob-
tained show that the circuit is fairly robust with respect to mismatches, presenting phase
errors below 2°. For best results regarding phase-noise and phase errors, the use of the
SR architecture previously presented would be a viable alternative.
The DC operating point (operating region, DC current, VDSsat, gm and gds) of the
4-stage ring oscillator schematic for the different fundamental frequencies is shown in
tables 6.4 and 6.5. The transient analyses show that these parameters were in fact con-
templated and well sized. Furthermore, the post-layout waveforms remain nearly the
same as in the schematic, so we can consider that precise and accurate square waves are
also obtained here. However, in both cases their amplitude does not reach the 1.2 V level
provided by the current source due to the voltage drop in each of the transistors that
compose the inverters. Again, a SR circuit is a possible solution capable of preventing
this drawback. Nevertheless, the concept may be optimized and layout designers would
certainly be able to provide even better results than those obtained.
















Schematic 0.6 198.2 −124.5 1.04 2.00 2.40 0.0056
Layout 1.1 96.9 −119.3 1.04 1.98 2.38 1.5979
Schematic 0.9 133.3 −124.6 1.92 3.54 4.24 0.0086
Layout 1.6 72.0 −120.7 1.92 3.45 4.14 0.8702
Regarding the ring oscillator topologies, in the 3-stage approach sinusoidal outputs
were obtained. To prevent this from happening, a buffer composed of single inverters
should be used. This concept was applied in the 4-stage ring oscillator structure, and
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square waveforms were obtained. Their performances can be compared with others in
literature using the following FoM expression [85]:






where L (f ) is the measured phase-noise, PDC is the power consumption, Pref is the ref-
erence power of 1 mW and ∆f is the offset from the fundamental frequency f0. It has
been shown in [26] that the theoretical limits of FoM are −165.3 dBc/Hz so the obtained
values shown in table 6.7 of this work place this ring oscillator performance near that
of state-of-the-art ring oscillators. What distinguishes these oscillators from the others
presented recently is the low power consumption and low area. This proves the benefits
of using a fully integrated CMOS circuit, since with a small area we achieve a good FoM
result, as shown in table 6.7.















[19] 2-stage Diff. Ring 973 79.20 1.0 −117 −158
[20] 3-stage SE Ring 926 6.81 0.1 −83 −154
[21] 4-stage SE Ring 913 18.95 0.6 −117 −167
[22] 4-stage SE Ring 762 1.44 4.0 −111 −155
[23] 4-stage Diff. 900 35.66 600.0 −117 −165
[24] 5-stage SE Ring 232 1.50 1.0 −119 −164
[25] 6-stage Diff. Ring 859 10.00 1.0 −104 −153
[26] Relax. Diff. 920 10.00 5.0 −102 −151
This work
3-stage SE Ring 900 0.75 10.0 −119 −159
4-stage SE Ring 900 4.25 10.0 −125 −157
To verify the conclusions concerning the 3 and 4-phase LO generators, tables 6.8 and
6.9 provide the parameters of ring oscillator and SR approaches. Although the ring oscil-
lator structures produce less power consumption and occupy less die area, for the same
transistors dimensions it is not possible to achieve the output amplitude of 1.2 V using
the ring oscillator approach, which does not happen in SR architectures. Beyond that,
rise and fall times of SRs are below 53 ps demonstrating how fast the circuit response is,
whereas the ring oscillator topologies exceed the benchmark value of 100 ps. Concerning
phase-noise and phase errors, better (and exceptional) results were obtained using the SR
architectures. Thus, table 6.10 summarizes the advantages and disadvantages of both LO
generators.
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Table 6.8: 3-phase LO generators parameters (RO: Ring oscillator, CS: Current Source,


















RO CS 600 286.0 −118.6 0.19 0.38 0.45 0.7255 10 tran
SR 600 52.3 −173.7 − 8.63 10.36 0.0002 190 tran
RO CS 900 199.8 −118.5 0.32 0.63 0.75 0.0074 10 tran
SR 900 52.3 −172.3 − 12.91 15.49 0.0008 190 tran
Table 6.9: 4-phase LO generators parameters (RO: Ring oscillator, SR50%: Shift register


















RO 600 198.2 −124.5 1.04 2.00 2.40 0.0056 28 tran
SR50% 600 52.3 −174.7 − 12.33 14.67 0.0010 228 tran
SR25% 600 21.2 −172.0 − 13.77 16.53 0.0011 268 tran
RO 900 133.3 −124.6 1.92 3.54 4.24 0.0086 28 tran
SR50% 900 52.4 −172.3 − 18.23 21.88 0.0012 228 tran
SR25% 900 21.2 −169.8 − 20.51 24.62 0.0019 268 tran
Table 6.10: Comparison of LO generators tradeoffs (perf.: performance).
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Conclusion and Future Work
7.1 Conclusion
The continuous demand for mobile equipment in recent years of wireless communi-
cations and higher portability, along with equipment low size and cost, has increased the
interest in fully integrated transceivers with very accurate quadrature signals to satisfy
the requirements of today’s and future mobile communication systems. Quadrature gen-
eration is a very important part of the signal processing since quadrature errors affect
strongly the overall performance of RF front-ends.
In this work we study and compare two types of quadrature generators: ring oscil-
lators and SRs. Ring oscillators are characterized by their poor frequency stability and
phase-noise performance when compared with SR concept. However, SR approaches
require an oscillator at N times the operating frequency. We study in detail these two
architectures in terms of their key parameters: oscillation frequency, amplitude, phase
relationship, phase-noise and phase error. Based on this, ring oscillators proved to be
useful in biomedical applications as result of the small area they occupy associated with
a low power consumption. On the other hand, due to their low phase-noise and reduced
phase error, SRs are more suitable for wireless applications.
Within these LO generators, we have implemented various topologies based on their
multiphase recognition. SR generators prove to be a good solution, especially when
specification requirements are more stringent and demanding, although ring oscillators
have a better power consumption and occupy a smaller area. Associated with low phase-
noise and reduced phase error, the use of SRs are now the first choice in the design of
modern transceivers.
In this thesis the design and implementation of 3 and 4-stage ring oscillators em-
ploying static single-ended inverters as delay cells are presented. Several methods were
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considered to obtain not only quadrature outputs, but also square waveforms at the out-
puts. For these purposes, circuits acting as current source and buffer were incorporated
to provide the intended quadrature square signals. A technique used to increase the oper-
ating frequency by creating feedforward paths was also considered. Both topologies were
validated through simulation and the concept of the 4-stage ring oscillator is compared
with the results from the post-layout simulations. Thus, these multiphase generators
are described as being fully integrated with a small area, reduced power consumption
and wide tuning range, and their performance are compared with other RC oscillators
proposed in recent years.
Recently, an increasing interest has been devoted to SR approaches, as they are now
widely used in applications in which very low phase-noise and phase error are necessary.
In this work we consider 3 and 4-phase topologies, the latter with 50% and 25% duty-
cycles. Simulation results of both circuits implemented in a 130 nm CMOS technology are
presented. We show that fast rise/fall times under 100 ps are achievable, together with
phase-noise values of −170 dBc/Hz at 10 MHz offset (considering an ideal high frequency
generator). Both circuits are robust with respect to mismatches, showing phase errors
below 0.002°. Therefore, SR generators can be a suitable alternative to ring oscillators
and we hope the advantages of a SR will be larger as technology advances.
7.2 Future Work
Some of the recommendations left that could be useful to supplement this work in-
clude:
• The layout design of both SR approaches (50% and 25% duty-cycles) and compare
them with the analogous ring oscillator produced.
• The design of a 8-phase SR and its associated analysis.
• The application of differential signalling to certify possible improvements in the
architectures present through this work.
• A meticulous study of circuits behaviour regarding the regions where transistors
should operate.
• The optimization of the 4-stage ring oscillator die area taking into account precise
and refined layout strategies.
• A further investigation of how can we reduce the existing number of components
in the SR architectures conceived, and therefore the consumption associated.
• The inclusion of the 3 and 4-phase single-frequency LO generators employing SRs
to RF front-end receivers.
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• The manufacture of the oscillators in study to validate the obtained results through
measurements.
• The design of the oscillators analysed in a lower CMOS technology to explore if a
better compromise between cost, area, power and performance could be achieved.
• Investigate concrete applications for the oscillators of this work, namely in GSM,
WMTS and ISM bands, which would require possible changes in our circuits, ac-
cording to the specifications of each application.
The SR approach is a work in progress since it can still be improved, intending to
a more competitive solution. This thesis hopefully will inspire more ideas and more
circuits where this topology can be applied. The increasing interest in SRs is the proof of




[1] B. Razavi. RF microelectronics. 2nd ed. Prentice Hall, 2011.
[2] T. H. Lee. The design of CMOS radio-frequency integrated circuits. Cambridge
University Press, 2004.
[3] L. B. Oliveira, J. C. Fernandes, I. M. Filanovsky, C. J. Verhoeven, and M. M. Silva.
Analysis and design of quadrature oscillators. Springer Science & Business Media,
2008.
[4] J. Crols and M. Steyaert. CMOS wireless transceiver design. Vol. 411. Springer
Science & Business Media, 2013.
[5] F. Horlin and A. Bourdoux. Digital compensation for analog front-ends: A new
approach to wireless transceiver design. John Wiley & Sons, 2008.
[6] A. Esteves, J. Dores, P. Matos, M. Martins, J. R. Fernandes, et al. “An ISM 2.4 GHz
low-IF receiver frontend”. In: Circuits and Systems (ISCAS), 2011 IEEE Interna-
tional Symposium on. IEEE. 2011, pp. 546–549.
[7] J. Crols and M. S. Steyaert. “A single-chip 900 MHz CMOS receiver front-end
with a high performance low-IF topology”. In: Solid-State Circuits, IEEE Journal of
30.12 (1995), pp. 1483–1492.
[8] J. Oliveira and J. Goes. Parametric analog signal amplification applied to nanoscale
CMOS technologies. Springer Science & Business Media, 2012.
[9] A. Bispo, F. Quendera, R. Madeira, J. P. Oliveira, and L. B. Oliveira. “A low power
quadrature class D LC oscillator with 0.4 V supply”. In: Mixed Design of Integrated
Circuits & Systems (MIXDES), 2014 Proceedings of the 21st International Conference.
IEEE. 2014, pp. 121–126.
[10] C. J. M. Verhoeven. “First order oscillators”. PhD thesis. TU Delft, Delft Univer-
sity of Technology, 1990.
[11] C. Verhoeven. “A high-frequency electronically tunable quadrature oscillator”.
In: Solid-State Circuits, IEEE Journal of 27.7 (1992), pp. 1097–1100.
[12] H. Westra, R. Godijn, C. Verhoeven, and A. van Roermund. “Coupled relaxation
oscillators with highly stable and accurate quadrature outputs”. In: Analog and
Mixed IC Design, 1996., IEEE-CAS Region 8 Workshop on. IEEE. 1996, pp. 32–35.
123
BIBLIOGRAPHY
[13] A. Rofougaran, J. Rael, M. Rofougaran, and A. Abidi. “A 900 MHz CMOS LC-
oscillator with quadrature outputs”. In: Solid-State Circuits Conference, 1996.
Digest of Technical Papers. 42nd ISSCC., 1996 IEEE International. IEEE. 1996,
pp. 392–393.
[14] W.-C. Wu and H.-H. Lin. “GaAs monolithic 1.5 to 2.8 GHz tunable ring oscillator
with accurate quadrature outputs”. In: Electronics Letters 38.4 (2002), pp. 185–
186.
[15] A. Mazzanti, E. Sacchi, P. Andreani, and F. Svelto. “Analysis and design of a
double-quadrature CMOS VCO for subharmonic mixing at Ka-band”. In: Mi-
crowave Theory and Techniques, IEEE Transactions on 56.2 (2008), pp. 355–363.
[16] K. Lee, J. Park, J.-W. Lee, S.-W. Lee, H. K. Huh, D.-K. Jeong, and W. Kim. “A
single-chip 2.4-GHz direct-conversion CMOS receiver for wireless local loop using
multiphase reduced frequency conversion technique”. In: Solid-State Circuits,
IEEE Journal of 36.5 (2001), pp. 800–809.
[17] J. Lee and B. Razavi. “A 40-Gb/s clock and data recovery circuit in 0.18-µm CMOS
technology”. In: Solid-State Circuits, IEEE Journal of 38.12 (2003), pp. 2181–2190.
[18] V. Kakani. “Radio frequency integrated circuits for wireless and wireline commu-
nications”. PhD thesis. Graduate Faculty, Auburn University, 2007.
[19] L. Dai and R. Harjani. “A low-phase-noise CMOS ring oscillator with differential
control and quadrature outputs”. In: ASIC/SOC Conference, 2001. Proceedings.
14th Annual IEEE International. IEEE. 2001, pp. 134–138.
[20] M. Thamsirianunt, T. Kwasniewski, et al. “CMOS VCO’s for PLL frequency syn-
thesis in GHz digital mobile radio communications”. In: Solid-State Circuits, IEEE
Journal of 32.10 (1997), pp. 1511–1524.
[21] D. Badillo, S. Kiaei, et al. “A low phase noise 2.0 V 900 MHz CMOS voltage
controlled ring oscillator”. In: Circuits and Systems, 2004. ISCAS’04. Proceedings
of the 2004 International Symposium on. Vol. 4. IEEE. 2004, pp. IV–533.
[22] M. Grözing, B. Phillip, and M. Berroth. “CMOS ring oscillator with quadrature
outputs and 100 MHz to 3.5 GHz tuning range”. In: Solid-State Circuits Conference,
2003. ESSCIRC’03. Proceedings of the 29th European. IEEE. 2003, pp. 679–682.
[23] C.-H. Park and B. Kim. “A low-noise, 900-MHz VCO in 0.6-µm CMOS”. In:
Solid-State Circuits, IEEE Journal of 34.5 (1999), pp. 586–591.
[24] R. Navid, T. H. Lee, and R. W. Dutton. “Minimum achievable phase noise of RC
oscillators”. In: Solid-State Circuits, IEEE Journal of 40.3 (2005), pp. 630–637.
[25] A. Hajimiri, S. Limotyrakis, and T. H. Lee. “Jitter and phase noise in ring oscilla-
tors”. In: Solid-State Circuits, IEEE Journal of 34.6 (1999), pp. 790–804.
[26] B. Razavi. “A study of phase noise in CMOS oscillators”. In: Solid-State Circuits,
IEEE Journal of 31.3 (1996), pp. 331–343.
124
BIBLIOGRAPHY
[27] R. Pokharel, O Nizhnik, A Tomar, S Lingala, H Kanaya, and K Yoshida. “Low noise
wide tuning range quadrature ring oscillator for multi-standard transceiver”. In:
Microwave Integrated Circuits Conference. 2009, pp. 172–175.
[28] B. Fahs, W. Y. Ali-Ahmad, and P. Gamand. “A two-stage ring oscillator in 0.13-
CMOS for UWB impulse radio”. In: Microwave Theory and Techniques, IEEE Trans-
actions on 57.5 (2009), pp. 1074–1082.
[29] S. W. Park and E. Sánchez-Sinencio. “RF oscillator based on a passive RC bandpass
filter”. In: Solid-State Circuits, IEEE Journal of 44.11 (2009), pp. 3092–3101.
[30] P. Nugroho, R. K. Pokharel, H. Kanaya, and K. Yoshida. “A 5.9 GHz low power
and wide tuning range CMOS current-controlled ring oscillator”. In: International
Journal of Electrical and Computer Engineering (IJECE) 2.3 (2012), pp. 293–300.
[31] J. G. Maneatis, M. Horowitz, et al. “Precise delay generation using coupled oscil-
lators”. In: Solid-State Circuits, IEEE Journal of 28.12 (1993), pp. 1273–1282.
[32] P. Kinget, R. Melville, D. Long, and V. Gopinathan. “An injection-locking scheme
for precision quadrature generation”. In: Solid-State Circuits, IEEE Journal of 37.7
(2002), pp. 845–851.
[33] D. Murphy, H. Darabi, A. Abidi, A. Hafez, A. Mirzaei, M. Mikhemar, M.-C. F.
Chang, et al. “A blocker-tolerant, noise-cancelling receiver suitable for wide-
band wireless applications”. In: Solid-State Circuits, IEEE Journal of 47.12 (2012),
pp. 2943–2963.
[34] H. Wu, M. Mikhemar, D. Murphy, H. Darabi, and M.-C. F. Chang. “A highly
linear inductorless wideband receiver with phase-and thermal-noise cancellation”.
In: Solid-State Circuits Conference-(ISSCC), 2015 IEEE International. IEEE. 2015,
pp. 1–3.
[35] R. Shrestha, E. Mensink, E. Klumperink, G. Wienk, and B. Nauta. “A multipath
technique for canceling harmonics and sidebands in a wideband power upcon-
verter”. In: Solid-State Circuits Conference, 2006. ISSCC 2006. Digest of Technical
Papers. IEEE International. IEEE. 2006, pp. 1800–1809.
[36] D. Murphy, H. Darabi, and H. Xu. “A noise-cancelling receiver resilient to large
harmonic blockers”. In: (2015).
[37] L. Chen, T. Xia, Y. Guo, and H. Liao. “A SAW-less 0.5–2.5 GHz receiver front-end
with 80 dB 3rd order harmonic rejection ratio”. In: Circuits and Systems (ISCAS),
2014 IEEE International Symposium on. IEEE. 2014, pp. 181–184.
[38] X. Gao, E. A. Klumperink, and B. Nauta. “Low-jitter multi-phase clock generation:
A comparison between DLLs and shift registers”. In: Circuits and Systems, 2007.
ISCAS 2007. IEEE International Symposium on. IEEE. 2007, pp. 2854–2857.
125
BIBLIOGRAPHY
[39] R. Dutta, E. Klumperink, X. Gao, Z. Ru, R. van der Zee, and B. Nauta. “Flip-
flops for accurate multiphase clocking: Transmission gate versus current mode
logic”. In: Circuits and Systems II: Express Briefs, IEEE Transactions on 60.7 (2013),
pp. 422–426.
[40] Z. Ru, N. Moseley, E. A. Klumperink, B. Nauta, et al. “Digitally enhanced software-
defined radio receiver robust to out-of-band interference”. In: Solid-State Circuits,
IEEE Journal of 44.12 (2009), pp. 3359–3375.
[41] Z. Ru. Frequency translation techniques for interference-robust software-defined radio
receivers. University of Twente, 2009.
[42] X. Gao, E. A. Klumperink, and B. Nauta. “Advantages of shift registers over DLLs
for flexible low jitter multiphase clock generation”. In: Circuits and Systems II:
Express Briefs, IEEE Transactions on 55.3 (2008), pp. 244–248.
[43] F. Ellinger. Radio frequency integrated circuits and technologies. Springer Science &
Business Media, 2008.
[44] I. Bastos. “A MOSFET-only wideband LNA exploiting thermal noise canceling
and gain optimization”. MA thesis. Faculty of Sciences and Technology, Nova
University of Lisbon, 2010.
[45] R. Hartley. “Modulation system”. Pat. U.S. 1,666,206. 1928.
[46] D. K. Weaver Jr. “A third method of generation and detection of single-sideband
signals”. In: Proceedings of the IRE 44.12 (1956), pp. 1703–1705.
[47] B. Razavi et al. “RF transmitter architectures and circuits”. In: Proceedings of the
IEEE Custom Integrated Circuits Conference. IEEE. 1999, pp. 197–204.
[48] J.-M. Wu, M.-Y. Ko, K.-C. Peng, and S.-F. Chang. “A direct-conversion RF transmit-
ter for 4G LTE applications”. In: Next-Generation Electronics (ISNE), 2013 IEEE
International Symposium on. IEEE. 2013, pp. 341–344.
[49] C.-H. Chang, S. Wu, K Chen, and C.-C. Wang. “A single-ended direct conver-
sion front-end transmitter with ESD protection for WiMAX application”. In: Mi-
crowave Conference Proceedings (APMC), 2010 Asia-Pacific. IEEE. 2010, pp. 516–
519.
[50] M. Hanif, S Askari, K Desai, B Banerjee, and M Nourani. “A direct conversion
WiMAX RF transmitter in 0.18 um CMOS technology”. In: Circuits and Systems
Workshop,(DCAS), 2009 IEEE Dallas. IEEE. 2009, pp. 1–4.
[51] K. Kurokawa. “Injection locking of microwave solid-state oscillators”. In: proc.
IEEE 61.10 (1973), pp. 1386–1410.
[52] T. D. Stetzler, I. G. Post, J. H. Havens, and M. Koyama. “A 2.7-4.5 V single chip
GSM transceiver RF integrated circuit”. In: Solid-State Circuits, IEEE Journal of
30.12 (1995), pp. 1421–1429.
126
BIBLIOGRAPHY
[53] C. Marshall, F Behbahani, W Birth, A Fotowai, T Fuchs, R Gaethke, E Heimeri, S.
Lee, P Moore, S Navid, et al. “A 2.7 V GSM transceiver ICs with on-chip filtering”.
In: Solid-State Circuits Conference, 1995. Digest of Technical Papers. 41st ISSCC,
1995 IEEE International. IEEE. 1995, pp. 148–149.
[54] P. Vizmuller. RF design guide: Systems, circuits, and equations. Vol. 1. Artech
House, 1995.
[55] D. Leenaerts, J. Van Der Tang, and C. S. Vaucher. Circuit design for RF transceivers.
Springer Science & Business Media, 2001.
[56] F. Sebastiano, L. J. Breems, and K. A. Makinwa. Mobility-based time references for
wireless sensor networks. Springer Science & Business Media, 2012.
[57] A. S. Sedra and K. C. Smith. Microelectronic circuits. 6th ed. Oxford University
Press, 2009.
[58] V. Unnikrishnan. Ring oscillator based VCO/DCO - Possibilites and limitations. 2012.
[59] M. Tiebout. Low power VCO design in CMOS. Vol. 20. Springer Science & Business
Media, 2006.
[60] D. B. Leeson. “A simple model of feedback oscillator noise spectrum”. In: Pro-
ceedings of the IEEE (1966), pp. 329–330.
[61] J. M. Rabaey, A. P. Chandrakasan, and B. Nikolic. Digital integrated circuits. Vol. 2.
Prentice hall Englewood Cliffs, 2002.
[62] M. de Medeiros Silva. Circuitos com transistores bipolares e MOS. 5th ed. Calouste
Gulbenkian Foundation, 2013.
[63] Y. P. Tsividis and C. McAndrew. Operation and modeling of the MOS transistor.
3rd ed. Oxford University Press, 2011.
[64] N. Caka, M. Zabeli, M. Limani, and Q. Kabashi. “Impact of MOSFET parameters
on its parasitic capacitances”. In: Proceedings of the 6th WSEAS International
Conference on Electronics, Hardware, Wireless and Optical Communications. World
Scientific, Engineering Academy, and Society (WSEAS). 2007, pp. 55–59.
[65] M. N. Horenstein. Microelectronic circuit design. 2004.
[66] S.-M. Kang and Y. Leblebici. CMOS digital integrated circuits. Tata McGraw-Hill
Education, 2003.
[67] M. Thompson. Intuitive analog circuit design. 2nd ed. Newnes, 2014.
[68] J. A. Abraham. CMOS transistor theory. 2011.
[69] R. T. Howe. Microelectronic devices and circuits. 1997.
[70] T. C. Carusone, D. A. Johns, and K. W. Martin. Analog integrated circuit design.
2nd ed. John Wiley & Sons, 2012.
127
BIBLIOGRAPHY
[71] B. Razavi. Design of analog CMOS integrated circuits. International Edition. The
McGraw-Hill Companies, 2001.
[72] T. H. Lee and A. Hajimiri. “Oscillator phase noise: A tutorial”. In: Solid-State
Circuits, IEEE Journal of 35.3 (2000), pp. 326–336.
[73] D. Ham and A. Hajimiri. “Concepts and methods in optimization of integrated
LC VCOs”. In: Solid-State Circuits, IEEE Journal of 36.6 (2001), pp. 896–909.
[74] F. Lenk, M. Schott, J. Hilsenbeck, and W. Heinrich. “A new design approach for
low phase-noise reflection-type MMIC oscillators”. In: Microwave Theory and
Techniques, IEEE Transactions on 52.12 (2004), pp. 2725–2731.
[75] G. Reid. Thor demystified 5: The noise oscillator. 2006. url: https : / / www .
propellerheads . se /blog / thor - demystified- 5 - the - noise - oscillator
(visited on 08/07/2015).
[76] J. C. Whitaker. The electronics handbook. 2nd ed. CRC Press, 2005.
[77] A Van der Ziel. “Thermal noise in field-effect transistors”. In: Proceedings of the
IRE 50.8 (1962), pp. 1808–1812.
[78] A. A. Abidi. “High-frequency noise measurements on FET’s with small dimen-
sions”. In: Electron Devices, IEEE Transactions on 33.11 (1986), pp. 1801–1805.
[79] M. Fernandes. “Wideband CMOS receiver”. MA thesis. Faculty of Sciences and
Technology, Nova University of Lisbon, 2014.
[80] A. A. Abidi. “How phase noise appears in oscillators”. In: Analog circuit design.
Springer, 1997, pp. 271–290.
[81] E. J. Baghdady, R. N. Lincoln, and B. D. Nelin. “Short-term frequency stability:
Characterization, theory, and measurement”. In: Proceedings of the IEEE 53.7
(1965), pp. 704–722.
[82] L. S. Cutler and C. L. Searle. “Some aspects of the theory and measurement of
frequency fluctuations in frequency standards”. In: Proceedings of the IEEE 54.2
(1966), pp. 136–154.
[83] A. Hajimiri and T. H. Lee. “A general theory of phase noise in electrical oscillators”.
In: Solid-State Circuits, IEEE Journal of 33.2 (1998), pp. 179–194.
[84] J. Rael and A. A. Abidi. “Physical processes of phase noise in differential LC
oscillators”. In: Custom Integrated Circuits Conference, 2000. CICC. Proceedings of
the IEEE 2000. IEEE. 2000, pp. 569–572.
[85] J.-O. Plouchart, H. Ainspan, M. Soyuer, and A. Ruehli. “A fully-monolithic SiGe
differential voltage-controlled oscillator for 5 GHz wireless applications”. In: Ra-
dio Frequency Integrated Circuits (RFIC) Symposium, 2000. Digest of Papers. 2000
IEEE. IEEE. 2000, pp. 57–60.
128
BIBLIOGRAPHY
[86] J. Van Der Tang, D. Kasperkovitz, and A. H. Van Roermund. High-frequency
oscillator design for integrated transceivers. Springer Science & Business Media,
2005.
[87] B. Soltanian and P. Kinget. “A low phase noise quadrature LC VCO using capaci-
tive common-source coupling”. In: Solid-State Circuits Conference, 2006. ESSCIRC
2006. Proceedings of the 32nd European. IEEE. 2006, pp. 436–439.
[88] J. van der Tang and D. Kasperkovitz. “Oscillator design efficiency: A new figure
of merit for oscillator benchmarking”. In: Circuits and Systems, 2000. Proceedings.
ISCAS 2000 Geneva. The 2000 IEEE International Symposium on. Vol. 2. IEEE.
2000, pp. 533–536.
[89] J. R. Westra. “High-performance oscillators and oscillator systems”. PhD thesis.
1998.
[90] I. M. Filanovsky and C. J. Verhoeven. “Sinusoidal and relaxation oscillations in
source-coupled multivibrators”. In: Circuits and Systems II: Express Briefs, IEEE
Transactions on 54.11 (2007), pp. 1009–1013.
[91] J. R. Fernandes, H. B. Gonçalves, L. B. Oliveira, and M. M. Silva. “A pulse gen-
erator for UWB-IR based on a relaxation oscillator”. In: Circuits and Systems II:
Express Briefs, IEEE Transactions on 55.3 (2008), pp. 239–243.
[92] E. Ortigueira, T. Rabuske, L. Bica Oliveira, J. Fernandes, and M. Silva. “Quadra-
ture relaxation oscillator with FoM of -165 dBc/Hz”. In: Circuits and Systems
(ISCAS), 2014 IEEE International Symposium on. IEEE. 2014, pp. 1372–1375.
[93] R. J. Baker. CMOS: Circuit design, layout, and simulation. 3rd ed. John Wiley &
Sons, 2010.
[94] F. Yuan. CMOS active inductors and transformers: Principle, implementation, and
applications. Springer Science & Business Media, 2008.
[95] J. A. McNeill and D. Ricketts. The designer’s guide to jitter in ring oscillators.
Springer Science & Business Media, 2009.
[96] G Jovanovic, M Stojcev, and Z. Stamenkovic. “A CMOS voltage controlled ring
oscillator with improved frequency stability”. In: Scientific Publications of the State
University of Novi Pazar, Series A: Applied Mathematics, Informatics and mechanics
2.1 (2010), pp. 1–9.
[97] A. Hajimiri and T. H. Lee. The design of low noise oscillators. Springer Science &
Business Media, 1999.
[98] C.-H. Park, O. Kim, and B. Kim. “A 1.8-GHz self-calibrated phase-locked loop




[99] L. Sun, T. Kwasniewski, et al. “A 1.25-GHz 0.35-µm monolithic CMOS PLL based
on a multiphase ring oscillator”. In: Solid-State Circuits, IEEE Journal of 36.6
(2001), pp. 910–916.
[100] J. Savoj and B. Razavi. “A 10-Gb/s CMOS clock and data recovery circuit with
a half-rate linear phase detector”. In: Solid-State Circuits, IEEE Journal of 36.5
(2001), pp. 761–768.
[101] C.-K. K. Yang, R. Farjad-Rad, M. Horowitz, et al. “A 0.5-µm CMOS 4.0-Gbit/s
serial link transceiver with data recovery using oversampling”. In: Solid-State
Circuits, IEEE Journal of 33.5 (1998), pp. 713–722.
[102] M. Alioto and G. Palumbo. “Oscillation frequency in CML and ESCL ring os-
cillators”. In: Circuits and Systems I: Fundamental Theory and Applications, IEEE
Transactions on 48.2 (2001), pp. 210–214.
[103] B. Razavi. “A 2-GHz 1.6-mW phase-locked loop”. In: Solid-State Circuits, IEEE
Journal of 32.5 (1997), pp. 730–735.
[104] B. Razavi. “Design considerations for direct-conversion receivers”. In: Circuits
and Systems II: Analog and Digital Signal Processing, IEEE Transactions on 44.6
(1997), pp. 428–435.
[105] R. C. van de Beek, E. A. Klumperink, C. S. Vaucher, and B. Nauta. “Low-jitter
clock multiplication: A comparison between PLLs and DLLs”. In: Circuits and
Systems II: Analog and Digital Signal Processing, IEEE Transactions on 49.8 (2002),
pp. 555–566.
[106] A. Rofougaran, G. Chang, J. J. Rael, J. Y. Chang, M. Rofougaran, P. J. Chang, M.
Djafari, M.-K. Ku, E. W. Roth, A. Abidi, et al. “A single-chip 900-MHz spread-
spectrum wireless transceiver in 1-µm CMOS. I. Architecture and transmitter
design”. In: Solid-State Circuits, IEEE Journal of 33.4 (1998), pp. 515–534.
[107] O. Elissati, S. Rieubon, E. Yahya, and L. Fesquet. “Self-timed rings: A promis-
ing solution for generating high-speed high-resolution low-phase noise clocks”.
In: VLSI-SoC: Forward-Looking Trends in IC and Systems Design. Springer, 2012,
pp. 22–42.
[108] J. van der Tang and D Kasperkovitz. “A 0.9-2.2 GHz monolithic quadrature
mixer oscillator for direct-conversion satellite receivers”. In: Solid-State Circuits
Conference, 1997. Digest of Technical Papers. 43rd ISSCC., 1997 IEEE International.
IEEE. 1997, pp. 88–89.
[109] H. Lopes. “Low power low voltage quadrature RC oscillators for modern RF
receivers”. MA thesis. 2010.
[110] J. Van Der Tang, P. Van de Ven, D. Kasperkovitz, and A. Van Roermund. “Analysis
and design of an optimally coupled 5-GHz quadrature LC oscillator”. In: Solid-
State Circuits, IEEE Journal of 37.5 (2002), pp. 657–661.
130
BIBLIOGRAPHY
[111] L. Romanò, S. Levantino, A. Bonfanti, C. Samori, and A. L. Lacaita. “Phase noise
and accuracy in quadrature oscillators”. In: Circuits and Systems, 2004. ISCAS’04.
Proceedings of the 2004 International Symposium on. Vol. 1. IEEE. 2004, pp. I–161.
[112] L. B. Oliveira, J. R. Fernandes, I. M. Filanovsky, and C. J. Verhoeven. “A 2.4 GHz
CMOS quadrature LC-oscillator/mixer”. In: Circuits and Systems, 2004. ISCAS’04.
Proceedings of the 2004 International Symposium on. Vol. 1. IEEE. 2004, pp. I–165.
[113] L. B. Oliveira, A. Allam, I. M. Filanovsky, and J. R. Fernandes. “On phase noise
in quadrature cross-coupled oscillators”. In: Circuits and Systems, 2005. ISCAS
2005. IEEE International Symposium on. IEEE. 2005, pp. 2635–2638.
[114] S. K. Altes, T.-H. Chen, and L. J. Ragonese. “Monolithic RC all-pass networks with
constant-phase-difference outputs”. In: IEEE Transactions on Electron Devices 33
(1986), pp. 2064–2068.
[115] A. Boveda, J. Alonso, et al. “A 0.7-3 Ghz GaAs QPSK/QAM direct modulator”. In:
Solid-State Circuits, IEEE Journal of 28.12 (1993), pp. 1340–1349.
[116] A. M. El-Gabaly. “Radio frequency direct-digital QPSK modulators in CMOS
technology”. MA thesis. Queen’s University, 2007.
[117] K. Yamamoto, K. Maemura, N. Andoh, and Y. Mitsui. “A 1.9-GHz-band GaAs
direct-quadrature modulator IC with a phase shifter”. In: Solid-State Circuits,
IEEE Journal of 28.10 (1993), pp. 994–1000.
[118] T. Tsukahara, M. Ishikawa, and M. Muraguchi. “A 2-V 2-GHz Si-bipolar direct-
conversion quadrature modulator”. In: Solid-State Circuits, IEEE Journal of 31.2
(1996), pp. 263–267.
[119] A. Teetzel. “A stable 250 to 4000 MHz GaAs IQ modulator IC”. In: Solid-State
Circuits Conference, 1997. Digest of Technical Papers. 43rd ISSCC., 1997 IEEE
International. IEEE. 1997, pp. 364–365.
[120] B. Razavi. “Architectures and circuits for RF CMOS receivers”. In: Custom In-
tegrated Circuits Conference, 1998. Proceedings of the IEEE 1998. IEEE. 1998,
pp. 393–400.
[121] M. Gingell. “Single sideband modulation using sequence asymmetric polyphase
networks”. In: Electrical Communication 48.1 (1973), pp. 21–25.
[122] F. Behbahani, Y. Kishigami, J. Leete, A. Abidi, et al. “CMOS mixers and polyphase
filters for large image rejection”. In: Solid-State Circuits, IEEE Journal of 36.6
(2001), pp. 873–887.
[123] M. Borremans, M. Steyaert, and T. Yoshitomi. “A 1.5 V, wide band 3 GHz, CMOS
quadrature direct up-converter for multi-mode wireless communications”. In:




[124] P. B. Khannur and K. S. Ling. “A 2.45 GHz fully-differential CMOS image-reject
mixer for Bluetooth application”. In: Microwave Symposium Digest, 2002 IEEE
MTT-S International. Vol. 1. IEEE. 2002, pp. 549–552.
[125] E. Tiiliharju and K. Halonen. “A 0.75-3.6 GHz SiGE direct-conversion quadrature-
modulator”. In: European Solid-State Circuits Conference. 2003, pp. 565–568.
[126] J. Itoh, M. Nishitsuji, O. Ishikawa, and D. Ueda. “2.1 GHz direct-conversion GaAs
quadrature modulator IC for W-CDMA base station”. In: Solid-State Circuits
Conference, 1999. Digest of Technical Papers. ISSCC. 1999 IEEE International. IEEE.
1999, pp. 226–227.
[127] J. Itoh, T. Nakatsuka, K. Sato, Y. Imagawa, T. Uda, T. Yokoyama, M. Maeda, and O.
Ishikawa. “A low distortion GaAs quadrature modulator IC”. In: Radio Frequency
Integrated Circuits (RFIC) Symposium, 1998 IEEE. IEEE. 1998, pp. 55–58.
[128] P. Eloranta and P. Seppinen. “Direct-digital RF modulator IC in 0.13 m CMOS for
wide-band multi-radio applications”. In: IEEE ISSCC Dig. Tech. Papers (2005),
pp. 532–533.
[129] M. Anwar. The shift register. 2014. url: http://eeeguide1.blogspot.pt/2014/
09/the-shift-register.html (visited on 08/25/2015).
[130] T. R. Kuphaldt. Lessons in electric circuits. 4th ed. Vol. 4. 2007.
[131] N. Weste and D. Harris. CMOS VLSI design: A circuits and systems perspective.
4th ed. Addison-Wesley, 2010.
[132] W. Storr. The shift register. url: http://www.electronics- tutorials.ws/
sequential/seq_5.html (visited on 08/26/2015).
[133] T. L. Floyd. Digital fundamentals, 11th ed. Prentice Hall, 2014.
[134] J. Crowe and B. Hayes-Gill. Introduction to digital electronics. Butterworth - Heine-
mann, 1998.
[135] D. Shin, J. Koo, W.-J. Yun, Y. J. Choi, and C. Kim. “A fast-lock synchronous
multi-phase clock generator based on a time-to-digital converter”. In: Circuits
and Systems, 2009. ISCAS 2009. IEEE International Symposium on. IEEE. 2009,
pp. 1–4.
[136] I. Jung, G. Jung, J. Song, M.-Y. Kim, J. Park, S. B. Park, and C. Kim. “A 0.004-mm2
portable multiphase clock generator tile for 1.2-GHz RISC microprocessor”. In:
Circuits and Systems II: Express Briefs, IEEE Transactions on 55.2 (2008), pp. 116–
120.
[137] M.-Y. Kim, D. Shin, H. Chae, and C. Kim. “A low-jitter open-loop all-digital
clock generator with two-cycle lock-time”. In: Very Large Scale Integration (VLSI)
Systems, IEEE Transactions on 17.10 (2009), pp. 1461–1469.
132
BIBLIOGRAPHY
[138] H. Chae, S. Jung, and C. Kim. “A wide-range duty-independent all-digital multi-
phase clock generator”. In: Solid State Circuits Conference, 2007. ESSCIRC 2007.
33rd European. IEEE. 2007, pp. 186–189.
[139] K.-W. Lee, J.-H. Cho, B.-J. Choi, G.-I. Lee, H.-D. Jung, W.-Y. Lee, K.-C. Park, Y.-S.
Joo, J.-H. Cha, Y.-J. Choi, et al. “A 1.5-V 3.2 Gb/s/pin graphic DDR4 SDRAM with
dual-clock system, four-phase input strobing, and low-jitter fully analog DLL”.
In: Solid-State Circuits, IEEE Journal of 42.11 (2007), pp. 2369–2377.
[140] A. Alvandpour, R. K. Krishnamurthy, D. Eckerbert, S. Apperson, B. Bloechel,
and S. Borkar. “A 3.5 GHz 32mW 150nm multiphase clock generator for high-
performance microprocessors”. In: Solid-State Circuits Conference, 2003. Digest of
Technical Papers. ISSCC. 2003 IEEE International. IEEE. 2003, pp. 112–482.
[141] C. Kim, I.-C. Hwang, and S.-M. Kang. “A low-power small-area±7.28-ps-jitter
1-GHz DLL-based clock generator”. In: Solid-State Circuits, IEEE Journal of 37.11
(2002), pp. 1414–1420.
[142] C.-K. K. Yang, M. Horowitz, et al. “A 0.8-µm CMOS 2.5 Gb/s oversampling
receiver and transmitter for serial links”. In: Solid-State Circuits, IEEE Journal of
31.12 (1996), pp. 2015–2023.
[143] M.-J. Lee, W. J. Dally, J. W. Poulton, P. Chiang, and S. Greenwood. “An 84-mW 4-
Gb/s clock and data recovery circuit for serial link applications”. In: VLSI Circuits,
2001. Digest of Technical Papers. 2001 Symposium on. IEEE. 2001, pp. 149–152.
[144] Y. Moon, D.-K. Jeong, and G. Ahn. “A 0.6-2.5-GBaud CMOS tracked 3× oversam-
pling transceiver with dead-zone phase detection for robust clock/data recovery”.
In: Solid-State Circuits, IEEE Journal of 36.12 (2001), pp. 1974–1983.
[145] W.-H. Chen, G.-K. Dehang, J.-W. Chen, and S.-I. Liu. “A CMOS 400-Mb/s serial
link for AS-memory systems using a PWM scheme”. In: Solid-State Circuits, IEEE
Journal of 36.10 (2001), pp. 1498–1505.
[146] T. Zaki. Short-channel organic thin-film transistors: Fabrication, characterization,
modeling and circuit demonstration. Springer, 2015.
[147] M. Mandal and B. Sarkar. “Ring oscillators: Characteristics and applications”. In:
Indian Journal of Pure & Applied Physics 48 (2010), pp. 136–145.
[148] S. B. Anand and B. Razavi. “A CMOS clock recovery circuit for 2.5-Gb/s NRZ
data”. In: Solid-State Circuits, IEEE Journal of 36.3 (2001), pp. 432–439.
[149] J. G. Maneatis. “Low-jitter process-independent DLL and PLL based on self-biased
techniques”. In: Solid-State Circuits, IEEE Journal of 31.11 (1996), pp. 1723–1732.
[150] A. Hastings. The art of analog layout. Prentice Hall, 2006.




[152] M. Danaie, H. Aminzadeh, and S. Naseh. “On the linearization of MOSFET capac-
itors”. In: Circuits and Systems, 2007. ISCAS 2007. IEEE International Symposium
on. IEEE. 2007, pp. 1943–1946.
[153] S. Akhtar, M. Ipek, J. Lin, R. B. Staszewski, and P. Litmanen. “Quad band digi-
tally controlled oscillator for WCDMA transmitter in 90nm CMOS”. In: Custom
Integrated Circuits Conference, 2006. CICC’06. IEEE. IEEE. 2006, pp. 129–132.
[154] H.-G. Wei, U Chio, Y. Zhu, S.-W. Sin, R. Martins, et al. “A process-and temperature-
insensitive current-controlled delay generator for sampled-data systems”. In: Cir-
cuits and Systems, 2008. APCCAS 2008. IEEE Asia Pacific Conference on. IEEE.
2008, pp. 1192–1195.
[155] K. R. Lakshmikumar, R. Hadaway, M. Copeland, et al. “Characterisation and
modeling of mismatch in MOS transistors for precision analog design”. In: Solid-
State Circuits, IEEE Journal of 21.6 (1986), pp. 1057–1066.
[156] M. J. Pelgrom, A. C. Duinmaijer, A. P. Welbers, et al. “Matching properties of MOS
transistors”. In: IEEE Journal of solid-state circuits 24.5 (1989), pp. 1433–1439.
[157] P. R. Kinget. “Device mismatch and tradeoffs in the design of analog circuits”. In:
Solid-State Circuits, IEEE Journal of 40.6 (2005), pp. 1212–1224.
[158] H. Hung and V. Adzic. “Monte Carlo simulation of device variations and mis-
match in analog integrated circuits”. In: Proceedings of The National Conference on
Undergraduate Research (NCUR). 2006.
[159] D. Fitzpatrick. Analog design and simulation using OrCAD Capture and PSpice.
Elsevier, 2011.
[160] C. Loughnane. Statistical tolerance analysis basics: Root Sum Square. 2010. url:
http://www.pdnotebook.com/2010/06/statistical-tolerance-analysis-










Performance of the Individual Blocks
Simple simulations of the critical blocks are presented here. The purpose of this
appendix is to verify if the response of all circuit blocks match with their truth tables.
Therefore, this appendix is structured as follows: first, the simulation result of the only
structure used in the ring oscillator topologies: the single-ended CMOS inverter. Then,
the transient responses of the logic gates AND and NAND are presented. The single D-FF
simulation is illustrated, followed by the response of the dual D-FF structure adopted.
135
APPENDIX A. PERFORMANCE OF THE INDIVIDUAL BLOCKS
A.1 CMOS Inverter
The function of a inverter logic gate (figure 5.1) is to output the opposite of the input
as shown in table A.1. This logical negation can be noticed in figure A.1. Constructed
using two complementary transistors in a CMOS configuration, the CMOS inverter is
perhaps the most basic of all the logical gates in digital electronics since it outputs a
voltage (Vout) representing the opposite logic-level to its input (Vin).













































Figure A.1: Inverter transient response.
A.2 AND Logic Gate
The AND gate shown in figure 5.8 is a basic digital logic gate that implements logical
conjunction. It gives a HIGH output (Vout) only if all its inputs (V1 and V2) are HIGH.
If neither or only one input is HIGH, a LOW output results. This behaviour is coherent
with what figure A.2 illustrates and also with the AND truth table (table A.2).
136
A.3. NAND LOGIC GATE
































































Figure A.2: AND transient response.
A.3 NAND Logic Gate
A NAND gate (figure 5.4(A)) is an inverted AND gate. This logic gate produces an
output (Vout) which is false only if all its inputs (V1 and V2) are true. Thus, its output is
complement to that of the AND gate. A LOW output results only if both the inputs to the
gate are HIGH. If one or both inputs are LOW, a HIGH output results. While table A.3
shows the truth table of a NAND logic gate, figure A.3 illustrates the transient response
of the designed NAND gate.
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Figure A.3: NAND transient response.
A.4 Single D-FF
The D-FF presented in figure 5.4(B) captures the value of the D-input at a definite
portion of the clock cycle (such as the rising edge of the clock). That captured value
becomes the Q output. At other times, the output Q does not change. Table A.4 and
figure A.4 illustrate its behaviour. This type of FF can be viewed as a memory cell, a
zero-order hold or a delay line.
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Figure A.4: Single D-FF transient response.
A.5 Dual D-FF
For a proper operation of the D-FF, its D input signal must be stable before the clock
starts to switch. When the clock switches, the logic value on the D node is transferred to
the Q output. This means the timing of the FF output is determined by the clock, so the
D input signal only acts as an "enabler" of a transition. Therefore, to D-FF work properly,
it must be designed with two master/slave connected as latches as exposed in figure 5.5,
where the first latch is only an enabler [38]. Figure A.5 shows how it behaves.
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Circuit simulation plays a key role in the design process of today’s electronic circuits.
The field of circuit simulation has seen exciting development ever since the advent of
ICs. Modern integrated circuits continually challenge circuit simulation algorithms and
implementations with the various verification problems they pose. As a VLSI technology
has advanced to the nano-scale regime, it is crucial to efficiently simulate all the important
new physic effects coming shrinking devices to the design and verification of future VLSI
systems.
Circuit simulation is basically a computer program predicting the behaviour of a
real circuit. It replaces real components with idealized electrical models. Its practical
feedback allows the designer to determine the correctness and efficiency of a design
before the system is actually constructed. Consequently, the user may explore the merits
of alternative designs without physically building the systems. By investigating the effects
of specific design decisions during the design phase rather than the construction phase,
the overall cost of building the system diminishes significantly.
Another benefit of simulators is that they permit system designers to study a problem
at several different levels of abstraction. By approaching a system at a higher level of
abstraction, the designer is better able to understand the behaviours and interactions
of all the high level components within the system and is therefore better equipped to
counteract the complexity of the overall system. This complexity may simply overwhelm
the designer if the problem had been approached from a lower level. As the designer
better understands the operation of the higher level components through the use of the
simulator, the lower level components may then be designed and subsequently simulated
for verification and performance evaluation. The entire system may be built based upon
this "top-down" technique. This approach is often referred to as hierarchical decomposi-
tion and is essential in any design tool and simulator which deals with the construction
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of complex systems.
This appendix presents a description of each of the simulations realized throughout
this work, among which stand out the PSS and Pnoise, able to provide the phase-noise
inherent in the oscillator, and the Monte Carlo analysis, which provides the phase error
value associated with the oscillator.
B.1 DC Analysis
In most practical electronic circuits a constant steady state resulting from DC exci-
tations is the most commonly used simulation mode. If system performance relies on
instantaneous signal variations then usually there is a reference signal impressed by the
energy sources. This reference signal provides a background for the time-varying signals.
Furthermore, it is important to know the required power supply and its limits, the cur-
rent consumption and to be sure that all devices are working in the safe region without
exceeding their normal ratings.
Similarly, systems operating with time-varying signals of a larger dynamic range cov-
ering a wide range of non-linear characteristics of the system elements, require a sequence
of DC simulations with an excitation changing gradually. This so-called DC sweep or
multipoint DC analysis examines the dependence of responses on the excitations, assum-
ing that the latter vary slowly enough to neglect reactive effects. The swept parameter can
be circuit temperature, a device instance parameter, a device model parameter, a netlist
parameter, or a subcircuit parameter for a particular subcircuit instance. Such analysis is
useful for analog and digital (logic) circuits with large signals.
It is essential for a system designer to efficiently calculate the bias since the design
process for ICs always starts with the DC analysis and verification of DC signals. More-
over, the DC analysis is an introduction to other types of circuit analyses, such as the
transient analysis, which will be presented in the following subsection. DC analysis is
automatically performed prior to a transient analysis to determine the transient initial
conditions.
B.2 Transient Analysis
The transient analysis computes the transient response of the circuit over a specified
time interval. The purpose of a transient response is to compute the behaviour of a struc-
ture subjected to time-varying excitation. The transient excitation is explicitly defined in
the time domain.
Some circuits, such as oscillators or circuits with feedback, do not have stable operat-
ing point solutions. For these circuits, either the feedback loop must be broken so that
a DC operating point can be calculated or the initial condition must be provided in the
simulation input. If an initial condition is not specified, the analysis starts from the DC
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steady-state solution. It is also possible to influence the speed of the simulation by setting
parameters that control accuracy requirements and the number of data points saved.
Notwithstanding the possibility of setting transient analysis speed and accuracy pa-
rameters individually, three different numerical methods can be defined to control tran-
sient analysis accuracy: liberal, moderate and conservative. At liberal, the simulation is
fast but less accurate. The liberal setting is suitable for digital circuits or analog circuits
that have only short time constants. At moderate, the default setting, simulation accu-
racy approximates a SPICE2 style simulator. At conservative, the simulation is the most
accurate but also slowest. The conservative setting is appropriate for sensitive analog
circuits.
Although a transient analysis might provide a convergent DC solution, the transient
analysis itself can still fail to converge. The convergence failure might be due to stated
initial conditions that are not close enough to the actual DC operating point values.
B.3 PSS Analysis
PSS analysis is a large-signal analysis that directly computes the periodic steady-state
response of a circuit at either a given fundamental frequency or the corresponding steady-
state analysis period. With PSS, simulation times are independent of the time constants
of the circuit, so PSS can quickly compute the steady-state response of circuits with long
time constants, such as high-Q filters and oscillators.
Sweep frequency or other variables using PSS is also possible. After completing a PSS
analysis, the Spectre® RF simulator can model frequency conversion effects by performing
one or more of the periodic small-signal analyses: Periodic AC (PAC) analysis, Periodic
S-Parameter (PSP) analysis, Periodic Transfer Function (PXF) analysis and Periodic Noise
(Pnoise) analysis. This last analysis will be presented in the next subsection.
B.4 Pnoise Analysis
After the PSS analysis computes a periodic solution, this analysis linearises the circuit
about the PSS and performs a small-signal analysis. The small-signal analysis computes
the total-noise spectral density at the output.
The Pnoise analysis is similar to the conventional noise analysis (which linearises the
circuit about the DC operating point and computes the total-noise spectral density at
the output, where the output can be either a voltage or a current) except that it models
frequency conversion effects. It can compute the phase-noise of oscillators as well as the
noise behaviour of mixers, switched-capacitor filters, chopper-stabilized amplifiers, and
other similar circuits.
First, the circuit is linearised using the PSS operating point. The periodically time-
varying qualities of the linearised circuit create the frequency conversion. Then the Pnoise
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analysis simulates the effect of a periodically time-varying bias point on component-
generated noise.
Initially, PSS computes the response to a large periodic signal such as a clock or a LO.
The subsequent Pnoise analysis computes the resulting noise performance.
In periodic systems, there are two effects that act to translate noise in frequency. First,
for noise sources that are bias dependent, such as shot noise sources, the time-varying
operating point modulates the noise sources. Second, the transfer function from the noise
source to the output is also periodically time-varying and modulates the noise source
contribution to the output.
B.5 Monte Carlo Analysis
Small random variations occur during the manufacturing of circuit devices, resulting
in behavioural differences between identically designed devices. These variations, or
device mismatches, are often dismissed as an unimportant or difficult aspect of circuit de-
sign. This is not surprising because it is challenging to analytically predict the behaviour
of any non-trivial circuit due to the accumulation of the mismatch errors from individ-
ual devices. However, the physical aspects of device mismatch are well understood and
quantitative models that accurately predict the device mismatch of individual devices
exist [155–157]. Monte Carlo simulation can be used to investigate how the individual
mismatches of a circuit may accumulate and affect the circuit as a whole. This is achieved
by analysing a large set of circuit instantiations, whose circuit devices have each been
individually randomized in accordance to the mismatch model of the particular device
type [158].
Device mismatches are a result of manufacturing variations and can be observed lot
to lot, wafer to wafer, die to die and device to device. Variations can be characterized in
many different ways [155–157]. Unlike resistors, inductors and capacitors, modeling the
variation of MOSFET devices is more difficult due to their non-linear and multi-terminal
nature. MOSFET devices have multiple parameters that vary, a dependence on bias for
the current and voltage errors, and an area dependence for their variations, which cannot
be modelled by a simple substitution of device values. There has been extensive research
done on modelling the mismatch behaviour of MOSFETs [155–157].
All existing components in a circuit have tolerances and so the combined effect of all
the component tolerances may result in a significant deviation from the expected circuit
response. What the Monte Carlo analysis does is to provide statistical data predicting
the effect of randomly varying model parameters or component values (variance) within
specified tolerance limits. The generated values follow a statistically defined distribution.
The circuit analysis (DC, AC or transient) is repeated a number of specified times with
each Monte Carlo run generating a new set of randomly derived component or model
parameter values. The greater the number of runs, the greater the chances that every com-
ponent value within its tolerance range will be used for simulation. It is not uncommon
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to perform hundreds or even thousands of Monte Carlo runs in order to cover as many
possible component values within their tolerance limits. Monte Carlo, in effect, predicts
the robustness or yield of a circuit by varying component or model parameter values up
to their specified tolerance limits.
The model parameter deviations from the nominal values up to the tolerance limits
are determined by a probability distribution curve. By default, the distribution curve
is uniform; that is, each value has an equal chance of being used. The other option is
the Gaussian (or normal) distribution, which is the familiar bell-shaped curve shown in
figure B.1, commonly used in manufacturing. Component values are more likely to take
on values found near the center of the distribution compared to the outer edges of the
tolerance limits [159].
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Abstract—A wideband CMOS receiver front-end for radio ap-
plications operating between 300 MHz and 900 MHz is presented.
In order to obtain channel selection with image-rejection and out-
of-band interferers attenuation, both low-noise amplifier (LNA)
and mixer incorporate a N-Path signal processing technique. The
effectiveness of this N-Path filtering is investigated by comparing
distinct combinations of clock phases and respective duty cycle.
Using a standard 130 nm CMOS technology and a supply voltage
of 1.2 V, it was possible to obtain a voltage gain greater than
28 dB, a noise figure (NF) lower than 6.05 dB and IIP3 > -1.54
dBm.
Index Terms—RF CMOS, high-Q bandpass filter, noise can-
cellation, N-path filter, SAW-less, tunable LNA, passive mixer.
I. INTRODUCTION
With the expansion of multi-standard radio communications,
a greater importance is given to out-of-band interferers due
to their negative impact on the receiver’s performance. A
narrowband receiver can solve this problem by using external
filters, which are tuned for specific frequencies. However,
in wideband receivers this method would require the use of
several filters that are selected for each channel. An alternative
to external filters is to embed passive filtering on the LNA [1].
This results in a tunable narrowband LNA able to operate over
a wide range of frequencies. Interestingly, this technique can
also be used on passive mixers, granting the same filtering
advantages.
In this paper a wideband CMOS RF receiver analog front-
end (AFE) with integrated filtering is presented, as shown in
Fig. 1. It consists of a cascode balun-LNA with embedded
N-path filtering. The N-path filter at the input of the LNA is
single-ended, which also contributes to the input impedance
matching. Also, a differential N-path filter is used to increase
the out-of-band interferers attenuation. A current-driven pas-
sive mixer is connected to the LNA output to perform down-
conversion of the RF signal to an intermediate frequency (IF)
and to filter the RF signal.
Both filters and the mixer are controlled by a multi-phase
clock generated by the local oscillator (LO). The performance
of the N-path filters is very depended of the number of phases
This work was supported by national funds through FCT - Portuguese
Foundation for Science and Technology under the project DISRUPTIVE
(EXCL/EEI-ELC/0261/2012).
and duty cycle. Therefore, to optimize the trade off between
out-of-band filtering, gain, noise and harmonic rejection, dis-
tinct phase schemes are investigated.
The paper is structured as follows. In Section II the N-path
technique is reviewed and applied to high-Q bandpass filtering
(BPF) and mixing. These high-Q BPFs are embedded in the
LNA described in Section III. The full AFE is presented and
studied in Section IV. Finally, section V discusses the overall
obtained results.
II. N-PATH FILTERING AND MIXING
A N-path filter technique can be implemented by using the
simple configuration shown in Fig. 2. The MOS transistor,
acting as a switch, commutates the RF current to the baseband
impedance ZBB , which consists in a simple capacitor (CBB)
[2]. It can be proved [3] that this topology converts a low-
pass baseband impedance to a high-Q BPF, with the center
frequency set by the clock frequency. Moreover, due to the
passive nature of the circuit it generates no flicker noise [1],
[4].
Considering a M-phase clock, the input impedance of the
N-Path filter of Fig. 2 is given by [5]
ZRF (ω) ∼= RSW+M
∞∑
k=−∞






Equation (1) assumes a duty cycle of TLO/M , where TLO is
the clock period. In order to understand the better combination
between the number of phases and the required duty cycle,
four options have been used, as shown in Table I.
TABLE I
TESTED LO PARAMETERS

































































Fig. 1. RF receiver front-end.
A. Single-ended input filter
By applying (1) on the circuit of Fig. 2, and assuming that
all the MOS switches are ideal, the filter input impedance ZRF
is given by the simplified expression [4], [6]






× [ZBB (ω − ωLO) + ZBB (ω + ωLO)] .
(2)
ZBB ZBB




Fig. 2. Single-ended M-phase high-Q BPF.
Equation (2) shows a high-Q band pass frequency response
around ωLO, helping on filtering of out-of-band interferers.
The single-ended version was designed and simulated in
CMOS 130 nm technology. 5 pF capacitors were chosen as
CBB and the NMOS switches have a width of 3.6 μm and the
minimum length allowed by the technology (120 nm). Fig. 3
shows the obtained filter results for different LO conditions,
tested at 600 MHz.
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LO = 3 Phase - 1/2 DC
LO = 3 Phase - 1/3 DC
LO = 4 Phase - 1/4 DC
LO = 4 Phase - 1/2 DC
Fig. 3. Single-ended high-Q BPF MAG for multiple LO phases and duty
cycle.
It was observed that the 4-phase LO with a 1/4 duty cycle
presents better bandpass results for the selected frequency, but
it does not cancels the second harmonic, contrary to the 3-
phase LO with a 1/3 duty cycle. Both 3-phase with a 1/2
duty cycle and 4-phase with a 1/2 duty cycle do not have the
same filter sharpness, but suppress the even harmonics.
By analysing the results of Table II and Fig. 4, it is possible
to conclude that the same envelope filter response is shifted
between 450 and 900 MHz for 4-phase with a 1/4 duty cycle.
Fig. 5 shows that the filter has a high input reflection behaviour




















Fig. 4. Single-ended high-Q BPF MAG for multiple values of fLO operating
with 4-phase and 1/4 duty cycle.
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Fig. 5. Single-ended high-Q BPF S11 for multiple values of fLO operating
with 4-Phase and 1/4 duty cycle.
TABLE II




450 MHz 600 MHz 900 MHz
3-phase 1/2 duty cycle 31.64 31.6 31.57
3-phase 1/3 duty cycle 33.29 33.28 33.27
4-phase 1/4 duty cycle 33.87 33.87 33.86
4-phase 1/2 duty cycle 31.08 31.02 30.97
B. Diferential input filter
On this version the number of switches are doubled but
the ZBB can be shared, as shown in Fig. 6. By analyzing the
respective input impedance, expressed by (3), it is clear that the
differential configuration also cancels all the even harmonics
and has twice the input impedance, comparing with the single-
ended version.
LO1 LO(M/2)+1 LOM/2 LOM
iRF(t)


































× [ZBB(ω − 5ωLO) + ZBB(ω + 5ωLO)]
+ . . .
(3)
The differential version was also simulated using the same
component sizes and the same LO parameters as in the single-
ended version. The obtained results are shown in Fig. 7. By
comparing each topology it is easy to conclude that the 4-
phase with a 1/4 duty cycle has the best results, as can be
confirmed in Table III and Fig. 8.
Because the filter sharpness increases with the size of the
baseband capacitor CBB , this version allows to get a sharper
filter and to save chip area.
TABLE III




450 MHz 600 MHz 900 MHz
3-phase 1/2 duty cycle 36.9 36.84 36.78
3-phase 1/3 duty cycle 38.22 38.19 38.16
4-phase 1/4 duty cycle 40.16 40.15 40.15
4-phase 1/2 duty cycle 37.29 37.23 37.18
C. Current-driven Passive Mixer
The designed mixer is a doubled-balanced current-driven
passive mixer, as shown in Fig. 1. Being a passive element, it
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LO = 3 Phase - 1/2 DC
LO = 3 Phase - 1/3 DC
LO = 4 Phase - 1/4 DC
LO = 4 Phase - 1/2 DC
Fig. 7. Differential high-Q BPF MAG for multiple LO phases and duty
cycle.
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Fig. 8. Differential high-Q BPF MAG for multiple values of fLO operating
with 4-phase and 1/4 duty cycle.
has a voltage gain lower than one and its noise contributions
are low [2]. It has the same properties as the filters explained
above, allowing to filter out-of-band blockers while converting
the RF signal to an IF. Also, since the mixer is current-driven,
it is very linear because there is no voltage variation in the
signal path [7]. The mixer’s output is connected to a TIA, with
a transimpedance gain of Avi = 100 kΩ, lowering the switches
VDS fluctuation and helping on the circuit’s linearity.
The mixer’s biasing was done by matching its input
impedance to the LNA output impedance (1.4 kΩ), allowing
a good linearity and maximizing its notch filter behaviour,
as referred in [2]. The mixer was simulated for different LO
parameters with worse results, proving that a 4-phase LO with
1/4 duty cycle is the best option for getting good results for
this mixer.
Fig. 9 shows the mixer’s input impedance (using PSS and
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Fig. 9. Mixer’s input impedance with fLO = 900 MHz.
PSP analysis), where it is possible to verify that it is low
for frequencies near fLO. The mixer’s noise figure (NF) was
obtained using PSS and PNoise analysis. A minimum NF of
4.5 dB was achieved, as shown in Fig. 10.
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Fig. 10. Mixer’s noise figure with fLO = 900 MHz.
Regarding IIP3, PSS and PAC analysis were chosen, with
an LO frequency of 900 MHz and two pure sine waves spaced
apart 20 MHz, f1 = 901 MHz and f2 = 921 MHz. Using these
simulation parameters it was possible to obtain an IIP3 around
+17.6 dBm.
III. BALUN-LNA WITH EMBEDDED N-PATH FILTERING
The designed LNA, based on [8], consists of a two stage
balun with a differential cascode at the output, as shown in Fig.
1. The first stage is a common gate (CG), which grants a good
input impedance matching for a wide frequency range. Besides
the differential output guarantee a higher gain, it cancels the
thermal noise produced at the CG by appearing in common
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mode at the differential output, since the common source (CS)
stage inverts the signal phase. A full noise cancellation is only
possible if there is a good gain match between the two stages.
To increase the LNA performance the traditional resistors
were replaced by two PMOS transistors, M5 and M6, oper-
ating at the triode region, as described in [3]. By using this
technique it is possible to achieve a higher impedance with the
same voltage drop, reducing the circuit’s NF and increasing
the voltage gain, as shown in (4).
Av ≈ gm,CG ×RL + gm,CS ×RL ≈ 2× gm,CG ×RL (4)
At the LNA input it was used a single-ended version of
the high-Q BPF studied in Sec. II-A, and at its output the
differential version, explained in Sec. II-B, was integrated
in order to remove undesired signals outside of the desired
channel. Since the LNA input impedance matching is given
by the parallel of the CG transistor’s input impedance with
the single-ended filter’s impedance, and the filter’s impedance
is ideally infinity [2], the filter has not much impact on signals
at frequencies near to fLO. For frequencies far from fLO, the
parallel is equivalent to RSW , attenuating undesired out-of-
band interferers. Considering that the LNA input impedance






For the differential filter, it was used the 4-phase LO with
a 1/4 duty cycle and for the single-ended version all the
topologies studied in Sec. II were simulated. The obtained
results are shown in Table IV, from which it is possible to
conclude that the best results for the LNA with integrated
filtering were obtained for the 4-phase LO with a 1/4 duty
cycle.
TABLE IV
LNA SIMULATION RESULTS WITH DIFFERENT LO TYPES FOR THE
SINGLE-ENDED BPF, WITH fLO = 900 MHZ.
LO Configuration
Volt. Gain NF Z11 S11
[dB] [dB] [Ω] [dB]
3-phase 1/2 duty cycle 26.94 3.143 38.404 -15.86
3-phase 1/3 duty cycle 27.96 2.624 47.4 -18.3
4-phase 1/4 duty cycle 28.33 2.492 51.05 -17.69
4-phase 1/2 duty cycle 26.78 3.239 37.06 -15.26
Knowing the best LO option, the LNA with integrated
filtering was simulated for a frequency range between 300
MHz and 900 MHz. The obtained results are shown in Table
V. These values show a LNA voltage gain of almost 30 dB
and a NF lower than 2.26 dB, both at fLO, with a power
consumption of 3.6 mW. Outside the LO frequency the gain
is attenuated by 6 dB, comparing with the gain at fLO, and
the NF shows values around 4.5 dB.
TABLE V
SIMULATION RESULTS OF THE LNA WITH FILTERING
Freq. Volt. Gain NF Z11 S11 IIP2 IIP3
[GHz] [dB] [dB] [Ω] [dB] [dBm] [dBm]
0.3-0.9 > 28.3 < 2.26 ≈50 < -17.7 > 9.04 > -11.78
Table VI shows the design parameters used to get the
previous results. The bias voltages are 513 mV for M1, 390
mV for M2, and 897 mV for M3 and M4.
TABLE VI
LNA PARAMETERS
Transistor W (μm) L (μm) Region ID (mA) VDSsat (mV)
M1 115.2 0.12 active 1.51 97.99
M2 230.4 0.12 active 1.53 78.67
M3 11.2 0.12 active 1.52 219.35
M4 11.2 0.12 active 1.52 219.63
M5 6.92 0.12 triode -1.52 -740.24
M6 6.92 0.12 triode -1.52 -740.40
IV. RF FRONT-END SIMULATION RESULTS
The presented receiver AFE contains all the key blocks
studied below. Using the PSS and PNoise simulation, it was
obtained a NF of 6.023 dB for the IF (1 MHz) and a NF below
6.9 dB for frequencies below 54 MHz, as shown in Fig. 11.
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Fig. 11. AFE receiver’s Noise Figure with flo = 900 MHz.
Both AFE’s input impedance and input reflection (S11) were
obtained using PSS and PSP analysis on SpectreRF. Their
results for different LO frequencies are shown in Fig. 12 and
Fig. 13. In both results it is possible to verify that for higher
LO frequencies the results are slightly worse, mainly due to
the parasitic effects of the LNA and filters’ transistors, which
affect the AFE input impedance at high frequencies. However,
it is possible to conclude that the receiver is adapted to the
antenna’s impedance for its entire working band, since the S11
parameter remains below -10 dB at fLO.
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TABLE VII
RECEIVER SIMULATION RESULTS FOR FREQUENCIES BETWEEN 300 MHZ AND 900 MHZ
Receiver Block Volt. Gain NF Z11 S11 IIP3[dB] [dB] [Ω] [dB] [dBm]
LNA with Filtering > 29.52 < 1.83 ≈46.1 < -19.71 > -9.23
LNA without Filtering > 28.3 < 2.5 ≈50.9 < -17.7 > -11.48
Mixer N/A < 4.5 N/A N/A ≈ 17.6
Receiver AFE > 28.3 < 6.9 ≈45 < -24 > -1.54
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flo = 450 MHz
flo = 600 MHz
flo = 900 MHz
Fig. 12. Receiver AFE input impedance for multiple values of fLO .
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flo = 450 MHz
flo = 600 MHz
flo = 900 MHz
Fig. 13. Receiver AFE S11 for multiple values of fLO .
By injecting two pure sine waves, one at 604 MHz as the RF
signal and the second at 624 MHz, operating has an interferer
at the receiver’s input, and working with fLO = 600 MHz, it
was obtained an IIP3 = -1.54 dBm, showing a good linearity
for the designed receiver. This simulation value was obtained
using PSS and PAC analysis. Table VII shows the simulation
results of each receiver’s block and for the complete AFE.
V. CONCLUSIONS
In this paper a wideband CMOS receiver with integrated
filtering, operating between 300 MHz and 900 MHz, was
presented. The circuit was designed using CMOS 130 nm
technology and a supply voltage of 1.2 V. By simulating
different LO with 3 and 4 phases and with different duty
cycles, it was verified that the N-Path technique is a good
alternative to the traditional SAW filters. The best results were
obtained for a 4-phase LO with 1/4 duty cycle . By integrating
both single-ended and differential filters on the LNA, it is
possible to achieve a voltage gain of about 28.3 dB at fLO,
and to filter out-of-band interferers of about 6 dB, comparing
with the desired signal. By adding an ideal TIA to the mixer’s
output, it was obtained a widely tunable receiver AFE, which
is controlled by the LO frequency, with a NF below 6.9 dB for
an IF lower than 54 MHz. The circuit has a power dissipation
of 3.6 mW, and an IIP3 of -1.54 dBm.
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